coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
dptx.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef SOC_MEDIATEK_MT8195_DPTX_H
4
#define SOC_MEDIATEK_MT8195_DPTX_H
5
6
#define DPTX_TBC_BUF_READSTARTADRTHRD 0x08
7
#define ENABLE_DPTX_EF_MODE 0x1
8
#define DPTX_AUX_SET_ENAHNCED_FRAME 0x80
9
10
union
misc_t
{
11
struct
{
12
u8
is_sync_clock
: 1;
13
u8
color_format
: 2;
14
u8
spec_def1
: 2;
15
u8
color_depth
: 3;
16
u8
interlaced
: 1;
17
u8
stereo_attr
: 2;
18
u8
reserved
: 3;
19
u8
is_vsc_sdp
: 1;
20
u8
spec_def2
: 1;
21
}
dp_misc
;
22
u8
cmisc
[2];
23
};
24
25
struct
dptx_training_info
{
26
bool
sink_extcap_en
;
27
bool
tps3
;
28
bool
tps4
;
29
bool
sink_ssc_en
;
30
bool
dp_mstcap
;
31
bool
dp_mstbranch
;
32
bool
down_stream_port_present
;
33
bool
cr_done
;
34
bool
eq_done
;
35
u8
sys_max_linkrate
;
36
u8
linkrate
;
37
u8
linklane_count
;
38
u8
dpcd_rev
;
39
u8
sink_count_num
;
40
};
41
42
struct
dptx_info
{
43
uint8_t
depth
;
44
uint8_t
format
;
45
uint8_t
resolution
;
46
};
47
48
struct
mtk_dp
{
49
int
id
;
50
struct
edid
*
edid
;
51
u8
rx_cap
[16];
52
struct
dptx_info
info
;
53
int
state
;
54
int
state_pre
;
55
struct
dptx_training_info
train_info
;
56
int
training_state
;
57
u8
irq_status
;
58
u32
min_clock
;
59
u32
max_clock
;
60
u32
max_hdisplay
;
61
u32
max_vdisplay
;
62
void
*
regs
;
63
int
disp_status
;
64
bool
power_on
;
65
bool
audio_enable
;
66
bool
video_enable
;
67
bool
dp_ready
;
68
bool
has_dsc
;
69
bool
has_fec
;
70
bool
dsc_enable
;
71
bool
enabled
;
72
bool
powered
;
73
};
74
75
int
mtk_edp_init
(
struct
edid
*
edid
);
76
77
#endif
/* SOC_MEDIATEK_MT8195_DPTX_H */
mtk_edp_init
int mtk_edp_init(struct edid *edid)
Definition:
dptx.c:1100
u32
uint32_t u32
Definition:
stdint.h:51
u8
uint8_t u8
Definition:
stdint.h:45
uint8_t
unsigned char uint8_t
Definition:
stdint.h:8
dptx_info
Definition:
dptx.h:42
dptx_info::depth
uint8_t depth
Definition:
dptx.h:43
dptx_info::format
uint8_t format
Definition:
dptx.h:44
dptx_info::resolution
uint8_t resolution
Definition:
dptx.h:45
dptx_training_info
Definition:
dptx.h:25
dptx_training_info::cr_done
bool cr_done
Definition:
dptx.h:33
dptx_training_info::sink_count_num
u8 sink_count_num
Definition:
dptx.h:39
dptx_training_info::eq_done
bool eq_done
Definition:
dptx.h:34
dptx_training_info::down_stream_port_present
bool down_stream_port_present
Definition:
dptx.h:32
dptx_training_info::tps3
bool tps3
Definition:
dptx.h:27
dptx_training_info::sink_ssc_en
bool sink_ssc_en
Definition:
dptx.h:29
dptx_training_info::linklane_count
u8 linklane_count
Definition:
dptx.h:37
dptx_training_info::dp_mstbranch
bool dp_mstbranch
Definition:
dptx.h:31
dptx_training_info::tps4
bool tps4
Definition:
dptx.h:28
dptx_training_info::dpcd_rev
u8 dpcd_rev
Definition:
dptx.h:38
dptx_training_info::linkrate
u8 linkrate
Definition:
dptx.h:36
dptx_training_info::dp_mstcap
bool dp_mstcap
Definition:
dptx.h:30
dptx_training_info::sink_extcap_en
bool sink_extcap_en
Definition:
dptx.h:26
dptx_training_info::sys_max_linkrate
u8 sys_max_linkrate
Definition:
dptx.h:35
edid
Definition:
edid.h:49
mtk_dp
Definition:
dptx.h:48
mtk_dp::train_info
struct dptx_training_info train_info
Definition:
dptx.h:55
mtk_dp::has_dsc
bool has_dsc
Definition:
dptx.h:68
mtk_dp::regs
void * regs
Definition:
dptx.h:62
mtk_dp::max_clock
u32 max_clock
Definition:
dptx.h:59
mtk_dp::rx_cap
u8 rx_cap[16]
Definition:
dptx.h:51
mtk_dp::disp_status
int disp_status
Definition:
dptx.h:63
mtk_dp::power_on
bool power_on
Definition:
dptx.h:64
mtk_dp::min_clock
u32 min_clock
Definition:
dptx.h:58
mtk_dp::max_vdisplay
u32 max_vdisplay
Definition:
dptx.h:61
mtk_dp::video_enable
bool video_enable
Definition:
dptx.h:66
mtk_dp::dsc_enable
bool dsc_enable
Definition:
dptx.h:70
mtk_dp::state_pre
int state_pre
Definition:
dptx.h:54
mtk_dp::state
int state
Definition:
dptx.h:53
mtk_dp::id
int id
Definition:
dptx.h:49
mtk_dp::enabled
bool enabled
Definition:
dptx.h:71
mtk_dp::has_fec
bool has_fec
Definition:
dptx.h:69
mtk_dp::training_state
int training_state
Definition:
dptx.h:56
mtk_dp::max_hdisplay
u32 max_hdisplay
Definition:
dptx.h:60
mtk_dp::edid
struct edid * edid
Definition:
dptx.h:50
mtk_dp::powered
bool powered
Definition:
dptx.h:72
mtk_dp::irq_status
u8 irq_status
Definition:
dptx.h:57
mtk_dp::info
struct dptx_info info
Definition:
dptx.h:52
mtk_dp::audio_enable
bool audio_enable
Definition:
dptx.h:65
mtk_dp::dp_ready
bool dp_ready
Definition:
dptx.h:67
misc_t
Definition:
dptx.h:10
misc_t::color_depth
u8 color_depth
Definition:
dptx.h:15
misc_t::dp_misc
struct misc_t::@1147 dp_misc
misc_t::spec_def2
u8 spec_def2
Definition:
dptx.h:20
misc_t::is_vsc_sdp
u8 is_vsc_sdp
Definition:
dptx.h:19
misc_t::spec_def1
u8 spec_def1
Definition:
dptx.h:14
misc_t::reserved
u8 reserved
Definition:
dptx.h:18
misc_t::color_format
u8 color_format
Definition:
dptx.h:13
misc_t::interlaced
u8 interlaced
Definition:
dptx.h:16
misc_t::cmisc
u8 cmisc[2]
Definition:
dptx.h:22
misc_t::is_sync_clock
u8 is_sync_clock
Definition:
dptx.h:12
misc_t::stereo_attr
u8 stereo_attr
Definition:
dptx.h:17
src
soc
mediatek
mt8195
include
soc
dptx.h
Generated by
1.9.1