coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
variant.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef VARIANT_H
4 #define VARIANT_H
5 
6 #include <stdint.h>
7 
8 /*
9  * RAM_ID[3:0] are on GPIO_SSUS[40:37]
10  * 0b0000 - 4GiB total - 2 x 2GiB Micron MT41K256M16HA-125:E 1600MHz
11  * 0b0001 - 4GiB total - 2 x 2GiB Hynix H5TC4G63AFR-PBA 1600MHz
12  * 0b0010 - 4GiB total - 2 x 2GiB Samsung K4B4G1646Q-HYK0 1600MHz
13  * 0b0011 - 2GiB total - 1 x 2GiB Samsung K4B4G1646Q-HYK0 1600MHz
14  * 0b0100 - 2GiB total - 1 x 2GiB Micron MT41K256M16HA-125:E 1600MHz
15  * 0b0101 - 2GiB total - 1 x 2GiB Hynix H5TC4G63AFR-PBA 1600MHz
16  * 0b0110 - 4GiB total - 2 x 2GiB Samsung K4B4G1646E-BYK0 1600MHz
17  * 0b0111 - 4GiB total - 2 x 2GiB Micron MT41K256M16TW-107 1600MHz
18  * 0b1000 - 2GiB total - 1 x 2GiB Samsung K4B4G1646E-BYK0 1600MHz
19  * 0b1001 - 2GiB total - 1 x 2GiB Micron MT41K256M16TW-107 1600MHz
20  * 0b1010 - 4GiB total - 2 x 2GiB Hynix H5TC4G63CFR-PBA 1600MHz
21  * 0b1011 - 2GiB total - 1 x 2GiB Hynix H5TC4G63CFR-PBA 1600MHz
22  */
23 
25  (1 << 0) | (1 << 1) | (1 << 2) | (1 << 6) | (1 << 7) | (1 << 10);
26 
27 #define SPD_SIZE 256
28 #define GPIO_SSUS_37_PAD 57
29 #define GPIO_SSUS_38_PAD 50
30 #define GPIO_SSUS_39_PAD 58
31 #define GPIO_SSUS_40_PAD 52
32 #define GPIO_SSUS_40_PAD_USE_PULLDOWN
33 
34 #endif
static const uint32_t dual_channel_config
Definition: variant.h:24
unsigned int uint32_t
Definition: stdint.h:14