coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pmc.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_ALDERLAKE_PMC_H_
4
#define _SOC_ALDERLAKE_PMC_H_
5
#include <
device/device.h
>
6
7
extern
struct
device_operations
pmc_ops
;
8
9
/* PCI Configuration Space (D31:F2): PMC */
10
#define PWRMBASE 0x10
11
#define ABASE 0x20
12
13
/* Memory mapped IO registers in PMC */
14
#define GEN_PMCON_A 0x1020
15
#define DC_PP_DIS (1 << 30)
16
#define DSX_PP_DIS (1 << 29)
17
#define AG3_PP_EN (1 << 28)
18
#define SX_PP_EN (1 << 27)
19
#define ALLOW_ICLK_PLL_SD_INC0 (1 << 26)
20
#define GBL_RST_STS (1 << 24)
21
#define DISB (1 << 23)
22
#define ALLOW_OPI_PLL_SD_INC0 (1 << 22)
23
#define MEM_SR (1 << 21)
24
#define ALLOW_SPXB_CG_INC0 (1 << 20)
25
#define ALLOW_L1LOW_C0 (1 << 19)
26
#define MS4V (1 << 18)
27
#define ALLOW_L1LOW_OPI_ON (1 << 17)
28
#define SUS_PWR_FLR (1 << 16)
29
#define PME_B0_S5_DIS (1 << 15)
30
#define PWR_FLR (1 << 14)
31
#define ALLOW_L1LOW_BCLKREQ_ON (1 << 13)
32
#define DIS_SLP_X_STRCH_SUS_UP (1 << 12)
33
#define SLP_S3_MIN_ASST_WDTH_MASK (3 << 10)
34
#define SLP_S3_MIN_ASST_WDTH_60USEC (0 << 10)
35
#define SLP_S3_MIN_ASST_WDTH_1MS (1 << 10)
36
#define SLP_S3_MIN_ASST_WDTH_50MS (2 << 10)
37
#define SLP_S3_MIN_ASST_WDTH_2S (3 << 10)
38
#define HOST_RST_STS (1 << 9)
39
#define ESPI_SMI_LOCK (1 << 8)
40
#define S4MAW_MASK (3 << 4)
41
#define S4MAW_1S (1 << 4)
42
#define S4MAW_2S (2 << 4)
43
#define S4MAW_3S (3 << 4)
44
#define S4MAW_4S (0 << 4)
45
#define S4ASE (1 << 3)
46
#define PER_SMI_SEL_MASK (3 << 1)
47
#define SMI_RATE_64S (0 << 1)
48
#define SMI_RATE_32S (1 << 1)
49
#define SMI_RATE_16S (2 << 1)
50
#define SMI_RATE_8S (3 << 1)
51
#define SLEEP_AFTER_POWER_FAIL (1 << 0)
52
53
#define GEN_PMCON_B 0x1024
54
#define SLP_STR_POL_LOCK (1 << 18)
55
#define ACPI_BASE_LOCK (1 << 17)
56
#define PM_DATA_BAR_DIS (1 << 16)
57
#define WOL_EN_OVRD (1 << 13)
58
#define BIOS_PCI_EXP_EN (1 << 10)
59
#define PWRBTN_LVL (1 << 9)
60
#define SMI_LOCK (1 << 4)
61
#define RTC_BATTERY_DEAD (1 << 2)
62
63
#define ETR 0x1048
64
#define CF9_LOCK (1 << 31)
65
#define CF9_GLB_RST (1 << 20)
66
67
#define SSML 0x104C
68
#define SSML_SSL_DS (0 << 0)
69
#define SSML_SSL_EN (1 << 0)
70
71
#define SSMC 0x1050
72
#define SSMC_SSMS (1 << 0)
73
74
#define SSMD 0x1054
75
#define SSMD_SSD_MASK (0xffff << 0)
76
77
#define PRSTS 0x1810
78
79
#define PM_CFG 0x1818
80
#define PM_CFG_DBG_MODE_LOCK (1 << 27)
81
#define PM_CFG_XRAM_READ_DISABLE (1 << 22)
82
83
#define S3_PWRGATE_POL 0x1828
84
#define S3DC_GATE_SUS (1 << 1)
85
#define S3AC_GATE_SUS (1 << 0)
86
87
#define S4_PWRGATE_POL 0x182c
88
#define S4DC_GATE_SUS (1 << 1)
89
#define S4AC_GATE_SUS (1 << 0)
90
91
#define S5_PWRGATE_POL 0x1830
92
#define S5DC_GATE_SUS (1 << 15)
93
#define S5AC_GATE_SUS (1 << 14)
94
95
#define DSX_CFG 0x1834
96
#define REQ_CNV_NOWAKE_DSX (1 << 4)
97
#define REQ_BATLOW_DSX (1 << 3)
98
#define DSX_EN_WAKE_PIN (1 << 2)
99
#define DSX_DIS_AC_PRESENT_PD (1 << 1)
100
#define DSX_EN_LAN_WAKE_PIN (1 << 0)
101
#define DSX_CFG_MASK (0x1f << 0)
102
103
#define PMSYNC_TPR_CFG 0x18C4
104
#define PCH2CPU_TPR_CFG_LOCK (1 << 31)
105
#define PCH2CPU_TT_EN (1 << 26)
106
107
#define PCH_PWRM_ACPI_TMR_CTL 0x18FC
108
#define ACPI_TIM_DIS (1 << 1)
109
#define GPIO_GPE_CFG 0x1920
110
#define GPE0_DWX_MASK 0xf
111
#define GPE0_DW_SHIFT(x) (4*(x))
112
113
#define PMC_GPP_B 0x0
114
#define PMC_GPP_T 0x1
115
#define PMC_GPP_A 0x2
116
#define PMC_GPP_R 0x3
117
#define PMC_GPD 0x4
118
#define PMC_GPP_S 0x5
119
#if CONFIG(SOC_INTEL_ALDERLAKE_PCH_N)
120
#define PMC_GPP_I 0x6
121
#define PMC_GPP_H 0x7
122
#define PMC_GPP_D 0x8
123
#else
124
#define PMC_GPP_H 0x6
125
#define PMC_GPP_D 0x7
126
#endif
127
#define PMC_GPP_F 0xA
128
#define PMC_GPP_C 0xB
129
#define PMC_GPP_E 0xC
130
131
#define GBLRST_CAUSE0 0x1924
132
#define GBLRST_CAUSE0_THERMTRIP (1 << 5)
133
#define GBLRST_CAUSE1 0x1928
134
#define HPR_CAUSE0 0x192C
135
#define HPR_CAUSE0_MI_HRPD (1 << 10)
136
#define HPR_CAUSE0_MI_HRPC (1 << 9)
137
#define HPR_CAUSE0_MI_HR (1 << 8)
138
139
#define CPPMVRIC 0x1B1C
140
#define XTALSDQDIS (1 << 22)
141
142
#define IRQ_REG ACTL
143
#define SCI_IRQ_ADJUST 0
144
#define ACTL 0x1BD8
145
#define PWRM_EN (1 << 8)
146
#define ACPI_EN (1 << 7)
147
#define SCI_IRQ_SEL (7 << 0)
148
149
#define ST_PG_FDIS1 0x1e20
150
#define ST_FDIS_LOCK (1 << 31)
151
152
#define SCIS_IRQ9 0
153
#define SCIS_IRQ10 1
154
#define SCIS_IRQ11 2
155
#define SCIS_IRQ20 4
156
#define SCIS_IRQ21 5
157
#define SCIS_IRQ22 6
158
#define SCIS_IRQ23 7
159
#endif
device.h
pmc_ops
struct device_operations pmc_ops
Definition:
pmc.c:190
device_operations
Definition:
device.h:38
src
soc
intel
alderlake
include
soc
pmc.h
Generated by
1.9.1