coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c File Reference
#include <ec/google/wilco/romstage.h>
#include <soc/cnl_memcfg_init.h>
#include <soc/romstage.h>
Include dependency graph for romstage.c:

Go to the source code of this file.

Functions

void mainboard_memory_init_params (FSPM_UPD *memupd)
 

Variables

static const struct cnl_mb_cfg memcfg
 

Function Documentation

◆ mainboard_memory_init_params()

void mainboard_memory_init_params ( FSPM_UPD *  memupd)

Definition at line 45 of file romstage.c.

References cannonlake_memcfg_init(), memcfg, and wilco_ec_romstage_init().

Here is the call graph for this function:

Variable Documentation

◆ memcfg

const struct cnl_mb_cfg memcfg
static
Initial value:
= {
.spd[0] = {
.read_type = READ_SMBUS,
.spd_spec = {.spd_smbus_address = 0xa0},
},
.spd[1] = {.read_type = NOT_EXISTING},
.spd[2] = {
.read_type = READ_SMBUS,
.spd_spec = {.spd_smbus_address = 0xa4},
},
.spd[3] = {.read_type = NOT_EXISTING},
.dqs_map[DDR_CH0] = {0, 1, 4, 5, 2, 3, 6, 7},
.dqs_map[DDR_CH1] = {0, 1, 4, 5, 2, 3, 6, 7},
.rcomp_resistor = {121, 81, 100},
.rcomp_targets = {100, 40, 20, 20, 26},
.ect = 0,
.vref_ca_config = 2,
}
@ NOT_EXISTING
@ READ_SMBUS
@ DDR_CH0
@ DDR_CH1

Definition at line 1 of file romstage.c.

Referenced by mainboard_memory_init_params().