3 #ifndef SOC_CANNONLAKE_SYSTEMAGENT_H
4 #define SOC_CANNONLAKE_SYSTEMAGENT_H
13 #define D_OPEN (1 << 6)
14 #define D_CLS (1 << 5)
15 #define D_LCK (1 << 4)
16 #define G_SMRAME (1 << 3)
17 #define C_BASE_SEG ((0 << 2) | (1 << 1) | (0 << 0))
19 #define VTD_DISABLE (1 << 23)
21 #define BIOS_RESET_CPL 0x5da8
22 #define GFXVTBAR 0x5400
23 #define EDRAMBAR 0x5408
24 #define IPUVTBAR 0x7880
25 #define VTVC0BAR 0x5410
27 #define VTBAR_ENABLED 0x01
28 #define VTBAR_MASK 0x7ffffff000ull
30 #define MCH_PKG_POWER_LIMIT_LO 0x59a0
31 #define MCH_PKG_POWER_LIMIT_HI 0x59a4
32 #define MCH_DDR_POWER_LIMIT_LO 0x58e0
33 #define MCH_DDR_POWER_LIMIT_HI 0x58e4
35 #define IMRBASE 0x6A40
36 #define IMRLIMIT 0x6A48
43 #define V_P2SB_CFG_IBDF_BUS 0
44 #define V_P2SB_CFG_IBDF_DEV 30
45 #define V_P2SB_CFG_IBDF_FUNC 7
46 #define V_P2SB_CFG_HBDF_BUS 0
47 #define V_P2SB_CFG_HBDF_DEV 30
48 #define V_P2SB_CFG_HBDF_FUNC 6
static const struct sa_mmio_descriptor soc_vtd_resources[]
#define GFXVT_BASE_ADDRESS
#define VTVC0_BASE_ADDRESS