coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
chip.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef SOUTHBRIDGE_INTEL_I82801JX_CHIP_H
4
#define SOUTHBRIDGE_INTEL_I82801JX_CHIP_H
5
6
#include <
stdint.h
>
7
8
enum
{
9
THTL_DEF
= 0,
THTL_87_5
= 1,
THTL_75_0
= 2,
THTL_62_5
= 3,
10
THTL_50_0
= 4,
THTL_37_5
= 5,
THTL_25_0
= 6,
THTL_12_5
= 7
11
};
12
13
struct
southbridge_intel_i82801jx_config
{
14
/**
15
* GPI Routing configuration
16
*
17
* Only the lower two bits have a meaning:
18
* 00: No effect
19
* 01: SMI# (if corresponding ALT_GPI_SMI_EN bit is also set)
20
* 10: SCI (if corresponding GPIO_EN bit is also set)
21
* 11: reserved
22
*/
23
uint8_t
gpi0_routing
;
24
uint8_t
gpi1_routing
;
25
uint8_t
gpi2_routing
;
26
uint8_t
gpi3_routing
;
27
uint8_t
gpi4_routing
;
28
uint8_t
gpi5_routing
;
29
uint8_t
gpi6_routing
;
30
uint8_t
gpi7_routing
;
31
uint8_t
gpi8_routing
;
32
uint8_t
gpi9_routing
;
33
uint8_t
gpi10_routing
;
34
uint8_t
gpi11_routing
;
35
uint8_t
gpi12_routing
;
36
uint8_t
gpi13_routing
;
37
uint8_t
gpi14_routing
;
38
uint8_t
gpi15_routing
;
39
40
uint32_t
gpe0_en
;
41
uint16_t
alt_gp_smi_en
;
42
43
/* IDE configuration */
44
uint8_t
sata_port_map
: 6;
45
unsigned
int
sata_clock_request
: 1;
46
47
unsigned
int
c4onc3_enable
:1;
48
unsigned
int
c5_enable
: 1;
49
unsigned
int
c6_enable
: 1;
50
51
unsigned
int
throttle_duty
: 3;
52
53
/* Bit mask to tell whether a PCIe slot is implemented as slot. */
54
unsigned
int
pcie_slot_implemented
: 6;
55
56
/* Power limits for PCIe ports. Values are in 10^(-scale) watts. */
57
struct
{
58
uint8_t
value
: 8;
59
uint8_t
scale
: 2;
60
}
pcie_power_limits
[6];
61
62
uint8_t
pcie_hotplug_map
[8];
63
64
/* Additional LPC IO decode ranges */
65
uint32_t
gen1_dec
;
66
uint32_t
gen2_dec
;
67
uint32_t
gen3_dec
;
68
uint32_t
gen4_dec
;
69
};
70
71
#endif
/* SOUTHBRIDGE_INTEL_I82801JX_CHIP_H */
THTL_DEF
@ THTL_DEF
Definition:
chip.h:9
THTL_37_5
@ THTL_37_5
Definition:
chip.h:10
THTL_62_5
@ THTL_62_5
Definition:
chip.h:9
THTL_87_5
@ THTL_87_5
Definition:
chip.h:9
THTL_12_5
@ THTL_12_5
Definition:
chip.h:10
THTL_50_0
@ THTL_50_0
Definition:
chip.h:10
THTL_25_0
@ THTL_25_0
Definition:
chip.h:10
THTL_75_0
@ THTL_75_0
Definition:
chip.h:9
stdint.h
uint16_t
unsigned short uint16_t
Definition:
stdint.h:11
uint32_t
unsigned int uint32_t
Definition:
stdint.h:14
uint8_t
unsigned char uint8_t
Definition:
stdint.h:8
southbridge_intel_i82801jx_config
Definition:
chip.h:13
southbridge_intel_i82801jx_config::gen2_dec
uint32_t gen2_dec
Definition:
chip.h:66
southbridge_intel_i82801jx_config::gpi5_routing
uint8_t gpi5_routing
Definition:
chip.h:28
southbridge_intel_i82801jx_config::gpi8_routing
uint8_t gpi8_routing
Definition:
chip.h:31
southbridge_intel_i82801jx_config::gpi7_routing
uint8_t gpi7_routing
Definition:
chip.h:30
southbridge_intel_i82801jx_config::gpi2_routing
uint8_t gpi2_routing
Definition:
chip.h:25
southbridge_intel_i82801jx_config::sata_clock_request
unsigned int sata_clock_request
Definition:
chip.h:45
southbridge_intel_i82801jx_config::gpi0_routing
uint8_t gpi0_routing
GPI Routing configuration.
Definition:
chip.h:23
southbridge_intel_i82801jx_config::alt_gp_smi_en
uint16_t alt_gp_smi_en
Definition:
chip.h:41
southbridge_intel_i82801jx_config::gpi14_routing
uint8_t gpi14_routing
Definition:
chip.h:37
southbridge_intel_i82801jx_config::c5_enable
unsigned int c5_enable
Definition:
chip.h:48
southbridge_intel_i82801jx_config::gen4_dec
uint32_t gen4_dec
Definition:
chip.h:68
southbridge_intel_i82801jx_config::gpi12_routing
uint8_t gpi12_routing
Definition:
chip.h:35
southbridge_intel_i82801jx_config::gpi4_routing
uint8_t gpi4_routing
Definition:
chip.h:27
southbridge_intel_i82801jx_config::value
uint8_t value
Definition:
chip.h:58
southbridge_intel_i82801jx_config::gpi1_routing
uint8_t gpi1_routing
Definition:
chip.h:24
southbridge_intel_i82801jx_config::gen1_dec
uint32_t gen1_dec
Definition:
chip.h:65
southbridge_intel_i82801jx_config::scale
uint8_t scale
Definition:
chip.h:59
southbridge_intel_i82801jx_config::pcie_hotplug_map
uint8_t pcie_hotplug_map[8]
Definition:
chip.h:62
southbridge_intel_i82801jx_config::gpi9_routing
uint8_t gpi9_routing
Definition:
chip.h:32
southbridge_intel_i82801jx_config::gpi6_routing
uint8_t gpi6_routing
Definition:
chip.h:29
southbridge_intel_i82801jx_config::gpi10_routing
uint8_t gpi10_routing
Definition:
chip.h:33
southbridge_intel_i82801jx_config::pcie_power_limits
struct southbridge_intel_i82801jx_config::@1682 pcie_power_limits[6]
southbridge_intel_i82801jx_config::gpi15_routing
uint8_t gpi15_routing
Definition:
chip.h:38
southbridge_intel_i82801jx_config::gpi13_routing
uint8_t gpi13_routing
Definition:
chip.h:36
southbridge_intel_i82801jx_config::gen3_dec
uint32_t gen3_dec
Definition:
chip.h:67
southbridge_intel_i82801jx_config::pcie_slot_implemented
unsigned int pcie_slot_implemented
Definition:
chip.h:54
southbridge_intel_i82801jx_config::c4onc3_enable
unsigned int c4onc3_enable
Definition:
chip.h:47
southbridge_intel_i82801jx_config::throttle_duty
unsigned int throttle_duty
Definition:
chip.h:51
southbridge_intel_i82801jx_config::gpi11_routing
uint8_t gpi11_routing
Definition:
chip.h:34
southbridge_intel_i82801jx_config::sata_port_map
uint8_t sata_port_map
Definition:
chip.h:44
southbridge_intel_i82801jx_config::gpe0_en
uint32_t gpe0_en
Definition:
chip.h:40
southbridge_intel_i82801jx_config::gpi3_routing
uint8_t gpi3_routing
Definition:
chip.h:26
southbridge_intel_i82801jx_config::c6_enable
unsigned int c6_enable
Definition:
chip.h:49
src
southbridge
intel
i82801jx
chip.h
Generated by
1.9.1