#include <arch/io.h>
#include <pc80/isa-dma.h>

Include dependency graph for isa-dma.c:

Macros
#define	DMA1_CMD_REG 0x08 /* command register (w) */

#define	DMA1_STAT_REG 0x08 /* status register (r) */

#define	DMA1_REQ_REG 0x09 /* request register (w) */

#define	DMA1_MASK_REG 0x0A /* single-channel mask (w) */

#define	DMA1_MODE_REG 0x0B /* mode register (w) */

#define	DMA1_CLEAR_FF_REG 0x0C /* clear pointer flip-flop (w) */

#define	DMA1_TEMP_REG 0x0D /* Temporary Register (r) */

#define	DMA1_RESET_REG 0x0D /* Master Clear (w) */

#define	DMA1_CLR_MASK_REG 0x0E /* Clear Mask */

#define	DMA1_MASK_ALL_REG 0x0F /* all-channels mask (w) */

#define	DMA2_CMD_REG 0xD0 /* command register (w) */

#define	DMA2_STAT_REG 0xD0 /* status register (r) */

#define	DMA2_REQ_REG 0xD2 /* request register (w) */

#define	DMA2_MASK_REG 0xD4 /* single-channel mask (w) */

#define	DMA2_MODE_REG 0xD6 /* mode register (w) */

#define	DMA2_CLEAR_FF_REG 0xD8 /* clear pointer flip-flop (w) */

#define	DMA2_TEMP_REG 0xDA /* Temporary Register (r) */

#define	DMA2_RESET_REG 0xDA /* Master Clear (w) */

#define	DMA2_CLR_MASK_REG 0xDC /* Clear Mask */

#define	DMA2_MASK_ALL_REG 0xDE /* all-channels mask (w) */

#define	DMA_MODE_READ 0x44 /* I/O to memory, no autoinit, increment, single mode */

#define	DMA_MODE_WRITE 0x48 /* memory to I/O, no autoinit, increment, single mode */

#define	DMA_MODE_CASCADE 0xC0 /* pass thru DREQ->HRQ, DACK<-HLDA only */

#define	DMA_AUTOINIT 0x10

Functions
void	isa_dma_init (void)

Macro Definition Documentation

◆ DMA1_CLEAR_FF_REG

#define DMA1_CLEAR_FF_REG 0x0C /* clear pointer flip-flop (w) */

Definition at line 12 of file isa-dma.c.

◆ DMA1_CLR_MASK_REG

#define DMA1_CLR_MASK_REG 0x0E /* Clear Mask */

Definition at line 15 of file isa-dma.c.

◆ DMA1_CMD_REG

#define DMA1_CMD_REG 0x08 /* command register (w) */

Definition at line 7 of file isa-dma.c.

◆ DMA1_MASK_ALL_REG

#define DMA1_MASK_ALL_REG 0x0F /* all-channels mask (w) */

Definition at line 16 of file isa-dma.c.

◆ DMA1_MASK_REG

#define DMA1_MASK_REG 0x0A /* single-channel mask (w) */

Definition at line 10 of file isa-dma.c.

◆ DMA1_MODE_REG

#define DMA1_MODE_REG 0x0B /* mode register (w) */

Definition at line 11 of file isa-dma.c.

◆ DMA1_REQ_REG

#define DMA1_REQ_REG 0x09 /* request register (w) */

Definition at line 9 of file isa-dma.c.

◆ DMA1_RESET_REG

#define DMA1_RESET_REG 0x0D /* Master Clear (w) */

Definition at line 14 of file isa-dma.c.

◆ DMA1_STAT_REG

#define DMA1_STAT_REG 0x08 /* status register (r) */

Definition at line 8 of file isa-dma.c.

◆ DMA1_TEMP_REG

#define DMA1_TEMP_REG 0x0D /* Temporary Register (r) */

Definition at line 13 of file isa-dma.c.

◆ DMA2_CLEAR_FF_REG

#define DMA2_CLEAR_FF_REG 0xD8 /* clear pointer flip-flop (w) */

Definition at line 23 of file isa-dma.c.

◆ DMA2_CLR_MASK_REG

#define DMA2_CLR_MASK_REG 0xDC /* Clear Mask */

Definition at line 26 of file isa-dma.c.

◆ DMA2_CMD_REG

#define DMA2_CMD_REG 0xD0 /* command register (w) */

Definition at line 18 of file isa-dma.c.

◆ DMA2_MASK_ALL_REG

#define DMA2_MASK_ALL_REG 0xDE /* all-channels mask (w) */

Definition at line 27 of file isa-dma.c.

◆ DMA2_MASK_REG

#define DMA2_MASK_REG 0xD4 /* single-channel mask (w) */

Definition at line 21 of file isa-dma.c.

◆ DMA2_MODE_REG

#define DMA2_MODE_REG 0xD6 /* mode register (w) */

Definition at line 22 of file isa-dma.c.

◆ DMA2_REQ_REG

#define DMA2_REQ_REG 0xD2 /* request register (w) */

Definition at line 20 of file isa-dma.c.

◆ DMA2_RESET_REG

#define DMA2_RESET_REG 0xDA /* Master Clear (w) */

Definition at line 25 of file isa-dma.c.

◆ DMA2_STAT_REG

#define DMA2_STAT_REG 0xD0 /* status register (r) */

Definition at line 19 of file isa-dma.c.

◆ DMA2_TEMP_REG

#define DMA2_TEMP_REG 0xDA /* Temporary Register (r) */

Definition at line 24 of file isa-dma.c.

◆ DMA_AUTOINIT

#define DMA_AUTOINIT 0x10

Definition at line 33 of file isa-dma.c.

◆ DMA_MODE_CASCADE

#define DMA_MODE_CASCADE 0xC0 /* pass thru DREQ->HRQ, DACK<-HLDA only */

Definition at line 31 of file isa-dma.c.

◆ DMA_MODE_READ

#define DMA_MODE_READ 0x44 /* I/O to memory, no autoinit, increment, single mode */

Definition at line 29 of file isa-dma.c.

◆ DMA_MODE_WRITE

#define DMA_MODE_WRITE 0x48 /* memory to I/O, no autoinit, increment, single mode */

Definition at line 30 of file isa-dma.c.

Function Documentation

◆ isa_dma_init()

void isa_dma_init ( void )

Definition at line 35 of file isa-dma.c.

References DMA1_RESET_REG, DMA2_MASK_REG, DMA2_MODE_REG, DMA2_RESET_REG, DMA_MODE_CASCADE, and outb().

Referenced by isa_init(), lpc_init(), lpc_soc_init(), and sc_init().

Here is the call graph for this function:

Here is the caller graph for this function:

Macros

Functions