chromeos.c

Go to the documentation of this file.

/* SPDX-License-Identifier: GPL-2.0-only */
 
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <gpio.h>
#include <types.h>
#include <vendorcode/google/chromeos/chromeos.h>
 
#include "onboard.h"
 
void fill_lb_gpios(struct lb_gpios *gpios)
{
        struct lb_gpio chromeos_gpios[] = {
                {-1, ACTIVE_HIGH, get_lid_switch(), "lid"},
                {-1, ACTIVE_HIGH, 0, "power"},
                {-1, ACTIVE_HIGH, gfx_get_init_done(), "oprom"},
        };
        lb_add_gpios(gpios, chromeos_gpios, ARRAY_SIZE(chromeos_gpios));
}
 
int get_write_protect_state(void)
{
        /*
         * This function might get queried early in romstage. The GPIOs have
         * not been set up yet as that configuration is done in ramstage.
         * Configuring this GPIO as input so that there isn't any ambiguity
         * in the reading.
         */
        if (ENV_ROMSTAGE_OR_BEFORE)
                gpio_input_pullup(WP_GPIO);
 
        /* WP is enabled when the pin is reading high. */
        return !!gpio_get(WP_GPIO);
}
 
static const struct cros_gpio cros_gpios[] = {
        CROS_GPIO_REC_AL(CROS_GPIO_VIRTUAL, CROS_GPIO_DEVICE_NAME),
        CROS_GPIO_WP_AH(0x10013, CROS_GPIO_DEVICE_NAME),
};
 
DECLARE_CROS_GPIOS(cros_gpios);