coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <soc/ramstage.h>
4
#include "
variant.h
"
5
6
void
mainboard_silicon_init_params
(FSPS_UPD *supd)
7
{
8
/* Configure pads prior to SiliconInit() in case there's any
9
* dependencies during hardware initialization. */
10
size_t
num_gpios;
11
const
struct
pad_config
*
gpio_table
=
variant_gpio_table
(&num_gpios);
12
gpio_configure_pads
(
gpio_table
, num_gpios);
13
}
mainboard_silicon_init_params
__weak void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition:
ramstage.c:162
gpio_table
static const struct pad_config gpio_table[]
Definition:
gpio.h:24
variant_gpio_table
const struct pad_config *__weak variant_gpio_table(size_t *num)
Definition:
gpio.c:406
gpio_configure_pads
void gpio_configure_pads(const struct soc_amd_gpio *gpio_list_ptr, size_t size)
program a particular set of GPIO
Definition:
gpio.c:307
pad_config
Definition:
gpio.h:75
variant.h
src
mainboard
purism
librem_cnl
ramstage.c
Generated by
1.9.1