coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
spi.h
Go to the documentation of this file.
1 
2 /* SPDX-License-Identifier: GPL-2.0-only */
3 
4 #ifndef SOUTHBRIDGE_INTEL_SPI_H
5 #define SOUTHBRIDGE_INTEL_SPI_H
6 
7 enum optype {
11  WRITE_WITH_ADDR = 3
12 };
13 
14 struct intel_spi_op {
15  u8 op;
16  enum optype type;
17 };
18 
21  struct intel_spi_op ops[8];
22 };
23 
24 void spi_finalize_ops(void);
26 
27 #endif
void spi_finalize_ops(void)
Definition: spi.c:1039
optype
Definition: spi.h:7
@ WRITE_WITH_ADDR
Definition: spi.h:11
@ READ_WITH_ADDR
Definition: spi.h:10
@ READ_NO_ADDR
Definition: spi.h:8
@ WRITE_NO_ADDR
Definition: spi.h:9
void intel_southbridge_override_spi(struct intel_swseq_spi_config *spi_config)
Definition: lpc.c:645
uint8_t u8
Definition: stdint.h:45
u8 op
Definition: spi.h:15
enum optype type
Definition: spi.h:16
u8 opprefixes[2]
Definition: spi.h:20
struct intel_spi_op ops[8]
Definition: spi.h:21
Definition: spi.h:77