coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <console/console.h>
4 #include <fsp/api.h>
5 #include <soc/gpio.h>
6 #include <soc/pm.h>
7 #include <soc/romstage.h>
8 #include "spd/spd.h"
9 #include <spd_bin.h>
10 
11 void mainboard_memory_init_params(FSPM_UPD *mupd)
12 {
13  FSP_M_CONFIG *mem_cfg = &mupd->FspmConfig;
14 
15  struct spd_block blk = {
16  .addr_map = { 0x50, 0x52, },
17  };
18 
19  get_spd_smbus(&blk);
20  dump_spd_info(&blk);
21  printk(BIOS_SPEW, "spd block length: 0x%08x\n", blk.len);
22 
23  mem_cfg->MemorySpdPtr00 = (UINT32) blk.spd_array[0];
24  mem_cfg->MemorySpdPtr10 = (UINT32) blk.spd_array[1];
25  printk(BIOS_SPEW, "0x%08x: SpdDataBuffer_0_0\n", mem_cfg->MemorySpdPtr00);
26  printk(BIOS_SPEW, "0x%08x: SpdDataBuffer_1_0\n", mem_cfg->MemorySpdPtr10);
27 
28  /*
29  * Configure the DQ/DQS settings if required. In general the settings
30  * should be set in the FSP flash image and should not need to be
31  * changed.
32  */
33  mainboard_fill_dq_map_data(&mem_cfg->DqByteMapCh0, &mem_cfg->DqByteMapCh1);
34  mainboard_fill_dqs_map_data(&mem_cfg->DqsMapCpu2DramCh0, &mem_cfg->DqsMapCpu2DramCh1);
35  mainboard_fill_rcomp_res_data(&mem_cfg->RcompResistor);
36  mainboard_fill_rcomp_strength_data(&mem_cfg->RcompTarget);
37 
38  /* update spd length*/
39  mem_cfg->MemorySpdDataLen = blk.len;
40  mem_cfg->DqPinsInterleaved = TRUE;
41 }
#define printk(level,...)
Definition: stdlib.h:16
#define FSP_M_CONFIG
Definition: fsp_upd.h:8
#define BIOS_SPEW
BIOS_SPEW - Excessively verbose output.
Definition: loglevel.h:142
void mainboard_memory_init_params(FSPM_UPD *mupd)
Definition: romstage.c:22
static void mainboard_fill_dq_map_data(void *dq_map_ch0, void *dq_map_ch1)
Definition: romstage.c:8
static void mainboard_fill_dqs_map_data(void *dqs_map_ch0, void *dqs_map_ch1)
Definition: romstage.c:19
static void mainboard_fill_rcomp_res_data(void *rcomp_ptr)
Definition: romstage.c:7
static void mainboard_fill_rcomp_strength_data(void *rcomp_strength_ptr)
Definition: romstage.c:13
void get_spd_smbus(struct spd_block *blk)
Definition: smbuslib.c:72
void dump_spd_info(struct spd_block *blk)
Definition: spd_bin.c:10
Definition: ddr4.c:86
u8 addr_map[CONFIG_DIMM_MAX]
Definition: spd_bin.h:39
u8 * spd_array[CONFIG_DIMM_MAX]
Definition: spd_bin.h:40
uint16_t len
Definition: ddr4.c:89