coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
timer.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef __SOC_ROCKCHIP_RK3399_TIMER_H__
4
#define __SOC_ROCKCHIP_RK3399_TIMER_H__
5
6
#include <
stdint.h
>
7
#include <soc/addressmap.h>
8
#include <
timer.h
>
9
10
static
const
u32
clocks_per_usec
= (24 * 1000 * 1000) /
USECS_PER_SEC
;
11
12
struct
rk3399_timer
{
13
u32
timer_load_count0
;
14
u32
timer_load_count1
;
15
u32
timer_cur_value0
;
16
u32
timer_cur_value1
;
17
u32
timer_load_count2
;
18
u32
timer_load_count3
;
19
u32
timer_int_status
;
20
u32
timer_ctrl_reg
;
21
};
22
23
static
struct
rk3399_timer
*
const
timer0_ptr
= (
void
*)
TIMER0_BASE
;
24
#define TIMER_LOAD_VAL 0xffffffff
25
26
#endif
/* __SOC_ROCKCHIP_RK3399_TIMER_H__ */
USECS_PER_SEC
#define USECS_PER_SEC
Definition:
timer.h:8
TIMER0_BASE
#define TIMER0_BASE
Definition:
addressmap.h:46
timer.h
clocks_per_usec
static const u32 clocks_per_usec
Definition:
timer.h:10
timer0_ptr
static struct rk3399_timer *const timer0_ptr
Definition:
timer.h:23
stdint.h
u32
uint32_t u32
Definition:
stdint.h:51
rk3399_timer
Definition:
timer.h:12
rk3399_timer::timer_load_count3
u32 timer_load_count3
Definition:
timer.h:18
rk3399_timer::timer_ctrl_reg
u32 timer_ctrl_reg
Definition:
timer.h:20
rk3399_timer::timer_load_count0
u32 timer_load_count0
Definition:
timer.h:13
rk3399_timer::timer_cur_value1
u32 timer_cur_value1
Definition:
timer.h:16
rk3399_timer::timer_load_count1
u32 timer_load_count1
Definition:
timer.h:14
rk3399_timer::timer_load_count2
u32 timer_load_count2
Definition:
timer.h:17
rk3399_timer::timer_int_status
u32 timer_int_status
Definition:
timer.h:19
rk3399_timer::timer_cur_value0
u32 timer_cur_value0
Definition:
timer.h:15
src
soc
rockchip
rk3399
include
soc
timer.h
Generated by
1.9.1