coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <fsp/api.h>
4 #include <soc/romstage.h>
5 #include <spd_bin.h>
6 #include "spd/spd.h"
7 
8 void mainboard_memory_init_params(FSPM_UPD *mupd)
9 {
10  FSP_M_CONFIG *mem_cfg;
11  mem_cfg = &mupd->FspmConfig;
12  struct spd_block blk = {
13  .addr_map = { 0x50, 0x52, },
14  };
15 
16  mainboard_fill_dq_map_data(&mem_cfg->DqByteMapCh0);
17  mainboard_fill_dqs_map_data(&mem_cfg->DqsMapCpu2DramCh0);
18  mainboard_fill_rcomp_res_data(&mem_cfg->RcompResistor);
19  mainboard_fill_rcomp_strength_data(&mem_cfg->RcompTarget);
20 
21  mem_cfg->DqPinsInterleaved = 1;
22  mem_cfg->CaVrefConfig = 2;
23  get_spd_smbus(&blk);
24  mem_cfg->MemorySpdDataLen = blk.len;
25  mem_cfg->MemorySpdPtr00 = (uintptr_t)blk.spd_array[0];
26  mem_cfg->MemorySpdPtr10 = (uintptr_t)blk.spd_array[1];
27  mupd->FspmTestConfig.DmiVc1 = 1;
28 }
#define FSP_M_CONFIG
Definition: fsp_upd.h:8
void mainboard_memory_init_params(FSPM_UPD *mupd)
Definition: romstage.c:22
static void mainboard_fill_dq_map_data(void *dq_map_ch0, void *dq_map_ch1)
Definition: romstage.c:8
static void mainboard_fill_dqs_map_data(void *dqs_map_ch0, void *dqs_map_ch1)
Definition: romstage.c:19
static void mainboard_fill_rcomp_res_data(void *rcomp_ptr)
Definition: romstage.c:7
static void mainboard_fill_rcomp_strength_data(void *rcomp_strength_ptr)
Definition: romstage.c:13
void get_spd_smbus(struct spd_block *blk)
Definition: smbuslib.c:72
unsigned long uintptr_t
Definition: stdint.h:21
Definition: ddr4.c:86
u8 addr_map[CONFIG_DIMM_MAX]
Definition: spd_bin.h:39
u8 * spd_array[CONFIG_DIMM_MAX]
Definition: spd_bin.h:40
uint16_t len
Definition: ddr4.c:89