coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpio.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef __MAINBOARD_GOOGLE_SMAUG_GPIO_H__
4
#define __MAINBOARD_GOOGLE_SMAUG_GPIO_H__
5
6
#include <
gpio.h
>
7
#include <
base3.h
>
8
9
/* Board ID definitions. */
10
enum
{
11
BOARD_REV0
=
BASE3
(0, 0),
12
BOARD_REV1
=
BASE3
(0, 1),
13
BOARD_REV2
=
BASE3
(0,
Z
),
14
BOARD_REV3
=
BASE3
(1, 0),
15
BOARD_REV4
=
BASE3
(1, 1),
16
BOARD_REV5
=
BASE3
(1,
Z
),
17
BOARD_REV6
=
BASE3
(
Z
, 0),
18
BOARD_REV7
=
BASE3
(
Z
, 1),
19
BOARD_REV8
=
BASE3
(
Z
,
Z
),
20
21
BOARD_ID_PROTO_0
=
BOARD_REV0
,
22
BOARD_ID_PROTO_1
=
BOARD_REV1
,
23
BOARD_ID_EVT
=
BOARD_REV2
,
24
BOARD_ID_DVT
=
BOARD_REV3
,
25
BOARD_ID_PVT
=
BOARD_REV4
,
26
BOARD_ID_MP
=
BOARD_REV5
,
27
};
28
29
enum
{
30
/* Board ID related GPIOS. */
31
BD_ID0
=
GPIO
(K0),
32
BD_ID1
=
GPIO
(K1),
33
34
/* Warm reset */
35
AP_SYS_RESET_L
=
GPIO
(
M5
),
36
37
/* Write Protect */
38
SPI_1V8_WP_L
=
GPIO
(K2),
39
WRITE_PROTECT_L
=
SPI_1V8_WP_L
,
40
41
/* Power button */
42
BTN_AP_PWR_L
=
GPIO
(X5),
43
POWER_BUTTON
=
BTN_AP_PWR_L
,
44
45
/* EC in RW signal */
46
EC_IN_RW
=
GPIO
(E3),
47
48
/* Panel related GPIOs */
49
LCD_EN
=
GPIO
(V1),
50
LCD_RST_L
=
GPIO
(V2),
51
EN_VDD18_LCD
=
GPIO
(V3),
52
EN_VDD_LCD
=
GPIO
(V4),
53
};
54
55
#endif
/* __MAINBOARD_GOOGLE_SMAUG_GPIO_H__ */
base3.h
BASE3
#define BASE3(...)
Definition:
base3.h:29
Z
#define Z
Definition:
base3.h:7
GPIO
@ GPIO
Definition:
chip.h:84
EN_VDD_LCD
@ EN_VDD_LCD
Definition:
gpio.h:52
BD_ID0
@ BD_ID0
Definition:
gpio.h:31
BD_ID1
@ BD_ID1
Definition:
gpio.h:32
LCD_EN
@ LCD_EN
Definition:
gpio.h:49
LCD_RST_L
@ LCD_RST_L
Definition:
gpio.h:50
EN_VDD18_LCD
@ EN_VDD18_LCD
Definition:
gpio.h:51
EC_IN_RW
@ EC_IN_RW
Definition:
gpio.h:46
AP_SYS_RESET_L
@ AP_SYS_RESET_L
Definition:
gpio.h:35
BTN_AP_PWR_L
@ BTN_AP_PWR_L
Definition:
gpio.h:42
POWER_BUTTON
@ POWER_BUTTON
Definition:
gpio.h:43
SPI_1V8_WP_L
@ SPI_1V8_WP_L
Definition:
gpio.h:38
WRITE_PROTECT_L
@ WRITE_PROTECT_L
Definition:
gpio.h:39
BOARD_REV8
@ BOARD_REV8
Definition:
gpio.h:19
BOARD_ID_DVT
@ BOARD_ID_DVT
Definition:
gpio.h:24
BOARD_ID_MP
@ BOARD_ID_MP
Definition:
gpio.h:26
BOARD_ID_EVT
@ BOARD_ID_EVT
Definition:
gpio.h:23
BOARD_ID_PROTO_0
@ BOARD_ID_PROTO_0
Definition:
gpio.h:21
BOARD_REV5
@ BOARD_REV5
Definition:
gpio.h:16
BOARD_REV4
@ BOARD_REV4
Definition:
gpio.h:15
BOARD_REV7
@ BOARD_REV7
Definition:
gpio.h:18
BOARD_ID_PROTO_1
@ BOARD_ID_PROTO_1
Definition:
gpio.h:22
BOARD_REV1
@ BOARD_REV1
Definition:
gpio.h:12
BOARD_REV6
@ BOARD_REV6
Definition:
gpio.h:17
BOARD_ID_PVT
@ BOARD_ID_PVT
Definition:
gpio.h:25
BOARD_REV3
@ BOARD_REV3
Definition:
gpio.h:14
BOARD_REV0
@ BOARD_REV0
Definition:
gpio.h:11
BOARD_REV2
@ BOARD_REV2
Definition:
gpio.h:13
M5
@ M5
Definition:
gpio.h:387
gpio.h
src
mainboard
google
smaug
gpio.h
Generated by
1.9.1