coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
acpi_tables.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
acpi/acpi.h
>
4
#include <
acpi/acpi_gnvs.h
>
5
#include <
device/device.h
>
6
7
#include <
intelblocks/acpi.h
>
8
#include <soc/acpi.h>
9
#include <soc/nvs.h>
10
11
void
mainboard_fill_gnvs
(
struct
global_nvs
*
gnvs
)
12
{
13
/* Disable USB ports in S5 */
14
gnvs
->
s5u0
= 0;
15
gnvs
->
s5u1
= 0;
16
17
/* TPM Present */
18
gnvs
->
tpmp
= 0;
19
}
20
21
void
mainboard_fill_fadt
(
acpi_fadt_t
*fadt)
22
{
23
fadt->
preferred_pm_profile
=
PM_ENTERPRISE_SERVER
;
24
}
acpi_gnvs.h
acpi.h
PM_ENTERPRISE_SERVER
@ PM_ENTERPRISE_SERVER
Definition:
acpi.h:837
device.h
mainboard_fill_gnvs
void mainboard_fill_gnvs(struct global_nvs *gnvs)
Definition:
acpi_tables.c:8
mainboard_fill_fadt
void mainboard_fill_fadt(acpi_fadt_t *fadt)
Definition:
acpi_tables.c:25
gnvs
struct global_nvs * gnvs
Definition:
smm_module_handler.c:100
acpi.h
acpi_fadt
Definition:
acpi.h:707
acpi_fadt::preferred_pm_profile
u8 preferred_pm_profile
Definition:
acpi.h:712
global_nvs
Definition:
nvs.h:14
global_nvs::s5u1
u8 s5u1
Definition:
nvs.h:33
global_nvs::s5u0
u8 s5u0
Definition:
nvs.h:32
global_nvs::tpmp
u8 tpmp
Definition:
nvs.h:24
src
mainboard
intel
harcuvar
acpi_tables.c
Generated by
1.9.1