![]() |
coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <bootblock_common.h>
#include <superio/ite/common/ite.h>
#include <superio/ite/it8786e/it8786e.h>
Go to the source code of this file.
Macros | |
#define | GPIO_DEV PNP_DEV(0x2e, IT8786E_GPIO) |
#define | SERIAL1_DEV PNP_DEV(0x2e, IT8786E_SP1) |
#define | SERIAL3_DEV PNP_DEV(0x2e, IT8786E_SP3) |
#define | SERIAL4_DEV PNP_DEV(0x2e, IT8786E_SP4) |
#define | SERIAL5_DEV PNP_DEV(0x2e, IT8786E_SP5) |
#define | SERIAL6_DEV PNP_DEV(0x2e, IT8786E_SP6) |
Functions | |
void | bootblock_mainboard_early_init (void) |
#define GPIO_DEV PNP_DEV(0x2e, IT8786E_GPIO) |
Definition at line 7 of file bootblock.c.
#define SERIAL1_DEV PNP_DEV(0x2e, IT8786E_SP1) |
Definition at line 8 of file bootblock.c.
#define SERIAL3_DEV PNP_DEV(0x2e, IT8786E_SP3) |
Definition at line 9 of file bootblock.c.
#define SERIAL4_DEV PNP_DEV(0x2e, IT8786E_SP4) |
Definition at line 10 of file bootblock.c.
#define SERIAL5_DEV PNP_DEV(0x2e, IT8786E_SP5) |
Definition at line 11 of file bootblock.c.
#define SERIAL6_DEV PNP_DEV(0x2e, IT8786E_SP6) |
Definition at line 12 of file bootblock.c.
Definition at line 14 of file bootblock.c.
References GPIO_DEV, ite_conf_clkin(), ite_enable_3vsbsw(), ite_enable_serial(), ite_kill_watchdog(), ITE_UART_CLK_PREDIVIDE_24, SERIAL1_DEV, SERIAL3_DEV, SERIAL4_DEV, SERIAL5_DEV, and SERIAL6_DEV.