coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
nvs.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _BROADWELL_NVS_H_
4
#define _BROADWELL_NVS_H_
5
6
#include <
stdint.h
>
7
8
struct
__packed
global_nvs
{
9
/* Miscellaneous */
10
u16
unused_was_osys;
/* 0x00 - Operating System */
11
u8
smif;
/* 0x02 - SMI function call ("TRAP") */
12
u8
unused_was_prm0;
/* 0x03 - SMI function call parameter */
13
u8
unused_was_prm1;
/* 0x04 - SMI function call parameter */
14
u8
scif;
/* 0x05 - SCI function call (via _L00) */
15
u8
unused_was_prm2;
/* 0x06 - SCI function call parameter */
16
u8
unused_was_prm3;
/* 0x07 - SCI function call parameter */
17
u8
unused_was_lckf;
/* 0x08 - Global Lock function for EC */
18
u8
unused_was_prm4;
/* 0x09 - Lock function parameter */
19
u8
unused_was_prm5;
/* 0x0a - Lock function parameter */
20
u8
unused_was_pcnt;
/* 0x0b - Processor Count */
21
u8
ppcm;
/* 0x0c - Max PPC State */
22
u8
tmps
;
/* 0x0d - Temperature Sensor ID */
23
u8
tlvl;
/* 0x0e - Throttle Level Limit */
24
u8
flvl
;
/* 0x0f - Current FAN Level */
25
u8
tcrt;
/* 0x10 - Critical Threshold */
26
u8
tpsv;
/* 0x11 - Passive Threshold */
27
u8
tmax
;
/* 0x12 - CPU Tj_max */
28
u8
s5u0;
/* 0x13 - Enable USB in S5 */
29
u8
s3u0;
/* 0x14 - Enable USB in S3 */
30
u8
s33g
;
/* 0x15 - Enable 3G in S3 */
31
u8
lids;
/* 0x16 - LID State */
32
u8
unused_was_pwrs;
/* 0x17 - AC Power State */
33
u32
obsolete_cmem;
/* 0x18 - 0x1b - CBMEM TOC */
34
u32
cbmc;
/* 0x1c - 0x1f - coreboot Memory Console */
35
u64
pm1i
;
/* 0x20 - 0x27 - PM1 wake status bit */
36
u64
gpei
;
/* 0x28 - 0x2f - GPE wake status bit */
37
};
38
39
#endif
stdint.h
u64
uint64_t u64
Definition:
stdint.h:54
u32
uint32_t u32
Definition:
stdint.h:51
u16
uint16_t u16
Definition:
stdint.h:48
u8
uint8_t u8
Definition:
stdint.h:45
__packed
Definition:
x86.c:23
global_nvs
Definition:
nvs.h:14
global_nvs::tmps
u8 tmps
Definition:
nvs.h:22
global_nvs::gpei
u64 gpei
Definition:
nvs.h:36
global_nvs::tmax
u8 tmax
Definition:
nvs.h:27
global_nvs::pm1i
u64 pm1i
Definition:
nvs.h:35
global_nvs::flvl
u8 flvl
Definition:
nvs.h:24
global_nvs::s33g
u8 s33g
Definition:
nvs.h:30
src
soc
intel
broadwell
include
soc
nvs.h
Generated by
1.9.1