coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
nvs.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _DENVERTON_NS_NVS_H_
4
#define _DENVERTON_NS_NVS_H_
5
6
struct
__packed
global_nvs
{
7
/* Miscellaneous */
8
u16
unused_was_osys;
/* 0x00 - Operating System */
9
u8
smif;
/* 0x02 - SMI function call ("TRAP") */
10
u8
unused_was_prm0;
/* 0x03 - SMI function call parameter */
11
u8
unused_was_prm1;
/* 0x04 - SMI function call parameter */
12
u8
scif;
/* 0x05 - SCI function call (via _L00) */
13
u8
unused_was_prm2;
/* 0x06 - SCI function call parameter */
14
u8
unused_was_prm3;
/* 0x07 - SCI function call parameter */
15
u8
unused_was_lckf;
/* 0x08 - Global Lock function for EC */
16
u8
unused_was_prm4;
/* 0x09 - Lock function parameter */
17
u8
unused_was_prm5;
/* 0x0a - Lock function parameter */
18
u32
p80d;
/* 0x0b - Debug port (IO 0x80) value */
19
u8
lids;
/* 0x0f - LID state (open = 1) */
20
u8
unused_was_pwrs;
/* 0x10 - Power state (AC = 1) */
21
u8
unused_was_pcnt;
/* 0x11 - Processor Count */
22
u8
tpmp;
/* 0x12 - TPM Present and Enabled */
23
u8
tlvl;
/* 0x13 - Throttle Level */
24
u8
ppcm;
/* 0x14 - Maximum P-state usable by OS */
25
u8
rsvd1
[11];
26
27
/* Device Config */
28
u8
s5u0;
/* 0x20 - Enable USB0 in S5 */
29
u8
s5u1;
/* 0x21 - Enable USB1 in S5 */
30
u8
s3u0;
/* 0x22 - Enable USB0 in S3 */
31
u8
s3u1;
/* 0x23 - Enable USB1 in S3 */
32
u8
tact;
/* 0x24 - Thermal Active trip point */
33
u8
tpsv;
/* 0x25 - Thermal Passive trip point */
34
u8
tcrt;
/* 0x26 - Thermal Critical trip point */
35
u8
dpte;
/* 0x27 - Enable DPTF */
36
u8
rsvd2[8];
37
38
/* Base Addresses */
39
u32
obsolete_cmem;
/* 0x30 - CBMEM TOC */
40
u32
tolm;
/* 0x34 - Top of Low Memory */
41
u32
cbmc;
/* 0x38 - coreboot memconsole */
42
u32
mmiob
;
/* 0x3c - MMIO Base Low */
43
u32
mmiol
;
/* 0x40 - MMIO Base Limit */
44
u64
mmiohb
;
/* 0x44 - MMIO Base High */
45
u64
mmiohl
;
/* 0x4c - MMIO Base Limit */
46
u32
tsegb
;
/* 0x54 - TSEG Base Low */
47
u32
tsegl
;
/* 0x58 - TSEG Length/Size */
48
49
/* Required for future unified acpi_save_wake_source. */
50
u32
pm1i;
51
u32
gpei;
52
53
u8
rsvd3[156];
54
};
55
56
#endif
/* _DENVERTON_NS_NVS_H_ */
u64
uint64_t u64
Definition:
stdint.h:54
u32
uint32_t u32
Definition:
stdint.h:51
u16
uint16_t u16
Definition:
stdint.h:48
u8
uint8_t u8
Definition:
stdint.h:45
__packed
Definition:
x86.c:23
__packed::rsvd1
u32 rsvd1
Definition:
me.h:413
global_nvs
Definition:
nvs.h:14
global_nvs::tsegl
u32 tsegl
Definition:
nvs.h:47
global_nvs::mmiohb
u64 mmiohb
Definition:
nvs.h:44
global_nvs::tsegb
u32 tsegb
Definition:
nvs.h:46
global_nvs::mmiob
u32 mmiob
Definition:
nvs.h:42
global_nvs::mmiol
u32 mmiol
Definition:
nvs.h:43
global_nvs::mmiohl
u64 mmiohl
Definition:
nvs.h:45
src
soc
intel
denverton_ns
include
soc
nvs.h
Generated by
1.9.1