5 #ifndef __COMMONLIB_SDHCI_H__
6 #define __COMMONLIB_SDHCI_H__
11 #define DRVR_CAP_1V8_VDD 0x00010000
12 #define DRVR_CAP_32BIT_DMA_ADDR 0x00020000
13 #define DRVR_CAP_BROKEN_R1B 0x00040000
14 #define DRVR_CAP_NO_CD 0x00080000
15 #define DRVR_CAP_NO_HISPD_BIT 0x00100000
16 #define DRVR_CAP_NO_SIMULT_VDD_AND_POWER 0x00200000
17 #define DRVR_CAP_REG32_RW 0x00400000
18 #define DRVR_CAP_SPI 0x00800000
19 #define DRVR_CAP_WAIT_SEND_CMD 0x01000000
struct sd_mmc_ctrlr * new_mem_sdhci_controller(void *ioaddr)
struct sd_mmc_ctrlr * new_pci_sdhci_controller(uint32_t dev)
int sdhci_controller_init(struct sdhci_ctrlr *sdhci_ctrlr, void *ioaddr)
void sdhci_update_pointers(struct sdhci_ctrlr *sdhci_ctrlr)
void sdhci_display_setup(struct sdhci_ctrlr *sdhci_ctrlr)
int add_sdhci(struct sdhci_ctrlr *sdhci_ctrlr)
struct sdhci_adma * adma_descs
struct sdhci_adma64 * adma64_descs