coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <arch/romstage.h>
4 #include <intelblocks/rtc.h>
5 #include <soc/romstage.h>
6 #include <soc/soc_util.h>
7 
8 #include "chip.h"
9 
11 {
12  const config_t *config = config_of_soc();
13  FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
14 
15  mupd->FspmUpdVersion = FSP_UPD_VERSION;
16 
17  // ErrorLevel - 0 (disable) to 8 (verbose)
18  m_cfg->PcdFspMrcDebugPrintErrorLevel = 0;
19  m_cfg->PcdFspKtiDebugPrintErrorLevel = 0;
20 
22 
23  m_cfg->VTdConfig.VTdSupport = config->vtd_support;
24  m_cfg->VTdConfig.CoherencySupport = config->coherency_support;
25  m_cfg->VTdConfig.ATS = config->ats_support;
26 }
#define FSP_M_CONFIG
Definition: fsp_upd.h:8
#define config_of_soc()
Definition: device.h:394
unsigned int version[2]
Definition: edid.c:55
void mainboard_memory_init_params(FSPM_UPD *mupd)
Definition: romstage.c:22
enum board_config config
Definition: memory.c:448
void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
Definition: romstage.c:279
unsigned int uint32_t
Definition: stdint.h:14