![]() |
coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <clock.h>
Data Fields | |
u32 | pcie_1_bcr |
u32 | gdscr |
u8 | _res1 [0x18d010 - 0x18d008] |
u32 | slv_q2a_axi_cbcr |
u32 | slv_axi_cbcr |
u8 | _res2 [0x18d01c - 0x18d018] |
u32 | mstr_axi_cbcr |
u8 | _res3 [0x18d024 - 0x18d020] |
u32 | cfg_ahb_cbcr |
u32 | aux_cbcr |
u8 | _res4 [0x18d030 - 0x18d02c] |
u32 | pipe_cbcr |
u8 | _res5 [0x18d038 - 0x18d034] |
u32 | phy_rchng_cbcr |
u8 | _res6 [0x18d054 - 0x18d03c] |
u32 | pipe_muxr |
u8 | _res7 [0x18d080 - 0x18d058] |
u32 | ddrss_pcie_sf_cbcr |
u32 | aggre_noc_pcie_axi_cbcr |
u32 | aggre_noc_pcie_center_sf_axi_cbcr |
u8 | _res8 [0x18e01c - 0x18d08c] |
u32 | phy_bcr |