3 #ifndef _TEGRA124_CLK_RST_H_
4 #define _TEGRA124_CLK_RST_H_
286 #define TEGRA_DEV_L 0
287 #define TEGRA_DEV_H 1
288 #define TEGRA_DEV_U 2
289 #define TEGRA_DEV_V 0
290 #define TEGRA_DEV_W 1
292 #define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
295 #define CLK_ENB_CPU (1 << 0)
296 #define SWR_TRIG_SYS_RST (1 << 2)
297 #define SWR_CSITE_RST (1 << 9)
298 #define CLK_ENB_CSITE (1 << 9)
301 #define SUPER_CDIV_ENB_ENABLE (1 << 31)
304 #define EN_PPSB_STOPCLK (1 << 0)
307 #define CPU3_CLK_STP_SHIFT 11
308 #define CPU2_CLK_STP_SHIFT 10
309 #define CPU1_CLK_STP_SHIFT 9
310 #define CPU0_CLK_STP_SHIFT 8
311 #define CPU0_CLK_STP_MASK (1U << CPU0_CLK_STP_SHIFT)
314 #define OSC_FREQ_SHIFT 28
315 #define OSC_FREQ_MASK (0xf << OSC_FREQ_SHIFT)
316 #define OSC_PREDIV_SHIFT 26
317 #define OSC_PREDIV_MASK (0x3 << OSC_PREDIV_SHIFT)
318 #define OSC_XOFS_SHIFT 4
319 #define OSC_XOFS_MASK (0x3F << OSC_XOFS_SHIFT)
320 #define OSC_DRIVE_STRENGTH 7
321 #define OSC_XOBP (1 << 1)
322 #define OSC_XOE (1 << 0)
335 #define PLL_BASE_BYPASS (1U << 31)
336 #define PLL_BASE_ENABLE (1U << 30)
337 #define PLL_BASE_REF_DIS (1U << 29)
338 #define PLL_BASE_OVRRIDE (1U << 28)
339 #define PLL_BASE_LOCK (1U << 27)
341 #define PLL_BASE_DIVP_SHIFT 20
342 #define PLL_BASE_DIVP_MASK (7U << PLL_BASE_DIVP_SHIFT)
344 #define PLL_BASE_DIVN_SHIFT 8
345 #define PLL_BASE_DIVN_MASK (0x3ffU << PLL_BASE_DIVN_SHIFT)
347 #define PLL_BASE_DIVM_SHIFT 0
348 #define PLL_BASE_DIVM_MASK (0x1f << PLL_BASE_DIVM_SHIFT)
351 #define PLLCX_BASE_DIVP_MASK (0xfU << PLL_BASE_DIVP_SHIFT)
352 #define PLLM_BASE_DIVP_MASK (0x1U << PLL_BASE_DIVP_SHIFT)
353 #define PLLCMX_BASE_DIVN_MASK (0xffU << PLL_BASE_DIVN_SHIFT)
354 #define PLLCMX_BASE_DIVM_MASK (0xffU << PLL_BASE_DIVM_SHIFT)
357 #define PLLM_MISC1_SETUP_SHIFT 0
358 #define PLLM_MISC1_PD_LSHIFT_PH45_SHIFT 28
359 #define PLLM_MISC1_PD_LSHIFT_PH90_SHIFT 29
360 #define PLLM_MISC1_PD_LSHIFT_PH135_SHIFT 30
361 #define PLLM_MISC2_KCP_SHIFT 1
362 #define PLLM_MISC2_KVCO_SHIFT 0
363 #define PLLM_OUT1_RSTN_RESET_DISABLE (1 << 0)
367 #define PLL_BASE_DIV_MASK (0xffffff)
370 #define PLL_OUT_RSTN (1 << 0)
371 #define PLL_OUT_CLKEN (1 << 1)
372 #define PLL_OUT_OVR (1 << 2)
374 #define PLL_OUT_RATIO_SHIFT 8
375 #define PLL_OUT_RATIO_MASK (0xffU << PLL_OUT_RATIO_SHIFT)
377 #define PLL_OUT1_SHIFT 0
378 #define PLL_OUT2_SHIFT 16
379 #define PLL_OUT3_SHIFT 0
380 #define PLL_OUT4_SHIFT 16
383 #define PLL_MISC_DCCON (1 << 20)
385 #define PLL_MISC_CPCON_SHIFT 8
386 #define PLL_MISC_CPCON_MASK (0xfU << PLL_MISC_CPCON_SHIFT)
388 #define PLL_MISC_LFCON_SHIFT 4
389 #define PLL_MISC_LFCON_MASK (0xfU << PLL_MISC_LFCON_SHIFT)
392 #define PLLDPD2_MISC_LOCK_ENABLE (1 << 30)
393 #define PLLC_MISC_LOCK_ENABLE (1 << 24)
394 #define PLLUD_MISC_LOCK_ENABLE (1 << 22)
395 #define PLLD_MISC_CLK_ENABLE (1 << 30)
396 #define PLLPAXS_MISC_LOCK_ENABLE (1 << 18)
397 #define PLLE_MISC_LOCK_ENABLE (1 << 9)
399 #define PLLU_MISC_VCO_FREQ (1 << 20)
402 #define PLLX_BASE_PLLX_ENABLE (1 << 30)
405 #define PLLX_IDDQ_SHIFT 3
406 #define PLLX_IDDQ_MASK (1U << PLLX_IDDQ_SHIFT)
408 #define CLK_DIVISOR_MASK (0xffff)
410 #define CLK_SOURCE_SHIFT 29
411 #define CLK_SOURCE_MASK (0x7 << CLK_SOURCE_SHIFT)
413 #define CLK_SOURCE_EMC_MC_EMC_SAME_FREQ (1 << 16)
415 #define CLK_UART_DIV_OVERRIDE (1 << 24)
418 #define SCLK_SYS_STATE_SHIFT 28U
419 #define SCLK_SYS_STATE_MASK (15U << SCLK_SYS_STATE_SHIFT)
427 #define SCLK_COP_FIQ_MASK (1 << 27)
428 #define SCLK_CPU_FIQ_MASK (1 << 26)
429 #define SCLK_COP_IRQ_MASK (1 << 25)
430 #define SCLK_CPU_IRQ_MASK (1 << 24)
432 #define SCLK_FIQ_SHIFT 12
433 #define SCLK_FIQ_MASK (7 << SCLK_FIQ_SHIFT)
434 #define SCLK_IRQ_SHIFT 8
435 #define SCLK_IRQ_MASK (7 << SCLK_FIQ_SHIFT)
436 #define SCLK_RUN_SHIFT 4
437 #define SCLK_RUN_MASK (7 << SCLK_FIQ_SHIFT)
438 #define SCLK_IDLE_SHIFT 0
439 #define SCLK_IDLE_MASK (7 << SCLK_FIQ_SHIFT)
452 #define SCLK_DIV_ENB (1 << 31)
453 #define SCLK_DIVIDEND_SHIFT 8
454 #define SCLK_DIVIDEND_MASK (0xff << SCLK_DIVIDEND_SHIFT)
455 #define SCLK_DIVISOR_SHIFT 0
456 #define SCLK_DIVISOR_MASK (0xff << SCLK_DIVISOR_SHIFT)
459 #define HCLK_DISABLE (1 << 7)
460 #define HCLK_DIVISOR_SHIFT 4
461 #define HCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
462 #define PCLK_DISABLE (1 << 3)
463 #define PCLK_DIVISOR_SHIFT 0
464 #define PCLK_DIVISOR_MASK (3 << AHB_RATE_SHIFT)
467 #define MSELECT_CLK_SRC_PLLP_OUT0 (0 << 29)
470 #define SET_CLK_ENB_CPUG_ENABLE (1 << 0)
471 #define SET_CLK_ENB_CPULP_ENABLE (1 << 1)
472 #define SET_CLK_ENB_MSELECT_ENABLE (1 << 3)
475 #define PLLU_POWERDOWN (1 << 16)
476 #define PLL_ENABLE_POWERDOWN (1 << 14)
477 #define PLL_ACTIVE_POWERDOWN (1 << 12)
480 #define UTMIP_FORCE_PD_SAMP_C_POWERDOWN (1 << 4)
481 #define UTMIP_FORCE_PD_SAMP_B_POWERDOWN (1 << 2)
482 #define UTMIP_FORCE_PD_SAMP_A_POWERDOWN (1 << 0)
u32 utmipll_hw_pwrdn_cfg0
u32 clk_src_xusb_core_dev
u32 clk_src_xusb_core_host
check_member(clk_rst_ctlr, clk_src_soc_therm, 0x644)
@ CRC_RST_CPUG_CLR_NONCPU
@ CRC_RST_CPULP_CLR_CORE0
@ CRC_RST_CPULP_CLR_NONCPU
@ CRC_SUPER_CCLK_DIVIDER_SUPER_CDIV_ENB
@ CRC_CCLK_BRST_POL_CPU_STATE_RUN
@ CRC_CCLK_BRST_POL_PLLX_OUT0