![]() |
coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <device/i2c.h>
Go to the source code of this file.
Functions | |
void | i2c_init (unsigned int bus, enum i2c_speed speed) |
Definition at line 50 of file qupv3_i2c.c.
References AHB_SEC_SLV_CLK_CGC_ON, assert, BITS_PER_WORD, clock_enable_qup(), clrbits32, DEFAULT_CGC_EN, DEFAULT_IO_OUTPUT_CTRL_MSK, DMA_AHB_SLV_CFG_ON, DMA_RX_CLK_CGC_ON, DMA_RX_IRQ_EN, DMA_TX_CLK_CGC_ON, DMA_TX_IRQ_EN, FIFO_DEPTH, FORCE_DEFAULT, GENI_DMA_MODE_EN, GENI_FW_REVISION_RO_PROTOCOL_MASK, GENI_FW_REVISION_RO_PROTOCOL_SHIFT, GENI_M_IRQ_EN, GENI_S_IRQ_EN, GPIO_2MA, gpio_configure(), GPIO_OUTPUT, GPIO_PULL_UP, i2c_clk_configure(), log2(), M_CMD_DONE_EN, M_COMMON_GENI_M_IRQ_EN, M_RX_FIFO_LAST_EN, M_RX_FIFO_WATERMARK_EN, M_TX_FIFO_WATERMARK_EN, MIXED, PACK_VECTOR0, PACK_VECTOR1, PACK_VECTOR2, PACK_VECTOR3, qupv3_se_fw_load_and_init(), read32(), qup::regs, S_CMD_DONE_EN, S_COMMON_GENI_S_IRQ_EN, SE_PROTOCOL_I2C, and write32().