coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 #ifndef _SOC_RAMSTAGE_H_
4 #define _SOC_RAMSTAGE_H_
5 
6 #include <device/device.h>
7 #include <fsp/api.h>
8 #include <fsp/util.h>
9 #include <memory_info.h>
10 
11 void xeon_sp_init_cpus(struct device *dev);
12 void mainboard_silicon_init_params(FSPS_UPD *params);
13 
14 extern struct pci_operations soc_pci_ops;
15 
16 #endif
params
static struct sdram_info params
Definition: sdram_configs.c:83
mainboard_silicon_init_params
void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition: ramstage.c:162
memory_info.h
soc_pci_ops
struct pci_operations soc_pci_ops
Definition: chip.c:51
xeon_sp_init_cpus
void xeon_sp_init_cpus(struct device *dev)
Definition: cpu.c:226
device
Definition: device.h:107