coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pcie_gpp.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
4 #include <soc/pci_devs.h>
5 
6 /* See AMD PPR 55570 - IOAPIC Initialization for the table that AGESA sets up */
7 const struct pci_routing_info pci_routing_table[] = {
17 };
18 
19 const struct pci_routing_info *get_pci_routing_table(size_t *entries)
20 {
21  *entries = ARRAY_SIZE(pci_routing_table);
22  return pci_routing_table;
23 }
#define ARRAY_SIZE(a)
Definition: helpers.h:12
const struct pci_routing_info pci_routing_table[]
Definition: pcie_gpp.c:7
const struct pci_routing_info * get_pci_routing_table(size_t *entries)
Definition: pcie_gpp.c:19
#define PCIE_GPP_B_DEVFN
Definition: pci_devs.h:99
@ PCI_SWIZZLE_ABCD
Definition: amd_pci_util.h:36
@ PCI_SWIZZLE_CDAB
Definition: amd_pci_util.h:38
#define PCIE_GPP_6_DEVFN
Definition: pci_devs.h:49
#define PCIE_GPP_1_DEVFN
Definition: pci_devs.h:29
#define PCIE_GPP_3_DEVFN
Definition: pci_devs.h:37
#define PCIE_GPP_A_DEVFN
Definition: pci_devs.h:56
#define PCIE_GPP_4_DEVFN
Definition: pci_devs.h:41
#define PCIE_GPP_5_DEVFN
Definition: pci_devs.h:45
#define PCIE_GPP_0_DEVFN
Definition: pci_devs.h:25
#define PCIE_GPP_2_DEVFN
Definition: pci_devs.h:33
Each PCI bridge has its INTx lines routed to one of the GNB IO-APIC PCI groups.
Definition: amd_pci_util.h:48