coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
q35.h File Reference
#include <device/pci_type.h>
#include <types.h>
Include dependency graph for q35.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define HOST_BRIDGE   PCI_DEV(0, 0, 0)
 
#define D0F0_PCIEXBAR_LO   0x60
 
#define D0F0_PCIEXBAR_HI   0x64
 
#define D0F0_PAM(x)   (0x90 + (x)) /* 0-6 */
 
#define SMRAMC   0x9d
 
#define G_SMRAME   (1 << 3)
 
#define D_LCK   (1 << 4)
 
#define D_CLS   (1 << 5)
 
#define D_OPEN   (1 << 6)
 
#define ESMRAMC   0x9e
 
#define T_EN   (1 << 0)
 
#define TSEG_SZ_MASK   (3 << 1)
 
#define H_SMRAME   (1 << 7)
 

Functions

uint32_t make_pciexbar (void)
 
void mainboard_machine_check (void)
 

Macro Definition Documentation

◆ D0F0_PAM

#define D0F0_PAM (   x)    (0x90 + (x)) /* 0-6 */

Definition at line 14 of file q35.h.

◆ D0F0_PCIEXBAR_HI

#define D0F0_PCIEXBAR_HI   0x64

Definition at line 12 of file q35.h.

◆ D0F0_PCIEXBAR_LO

#define D0F0_PCIEXBAR_LO   0x60

Definition at line 11 of file q35.h.

◆ D_CLS

#define D_CLS   (1 << 5)

Definition at line 19 of file q35.h.

◆ D_LCK

#define D_LCK   (1 << 4)

Definition at line 18 of file q35.h.

◆ D_OPEN

#define D_OPEN   (1 << 6)

Definition at line 20 of file q35.h.

◆ ESMRAMC

#define ESMRAMC   0x9e

Definition at line 22 of file q35.h.

◆ G_SMRAME

#define G_SMRAME   (1 << 3)

Definition at line 17 of file q35.h.

◆ H_SMRAME

#define H_SMRAME   (1 << 7)

Definition at line 25 of file q35.h.

◆ HOST_BRIDGE

#define HOST_BRIDGE   PCI_DEV(0, 0, 0)

Definition at line 9 of file q35.h.

◆ SMRAMC

#define SMRAMC   0x9d

Definition at line 16 of file q35.h.

◆ T_EN

#define T_EN   (1 << 0)

Definition at line 23 of file q35.h.

◆ TSEG_SZ_MASK

#define TSEG_SZ_MASK   (3 << 1)

Definition at line 24 of file q35.h.

Function Documentation

◆ mainboard_machine_check()

void mainboard_machine_check ( void  )

Definition at line 31 of file memmap.c.

References D0F0_PCIEXBAR_LO, die(), HOST_BRIDGE, make_pciexbar(), and pci_read_config32().

Referenced by bootblock_northbridge_init(), and mainboard_romstage_entry().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ make_pciexbar()

uint32_t make_pciexbar ( void  )

Definition at line 25 of file memmap.c.

References encode_pciexbar_length().

Referenced by bootblock_northbridge_init(), and mainboard_machine_check().

Here is the call graph for this function:
Here is the caller graph for this function: