3 #include <baseboard/gpio.h>
4 #include <baseboard/variants.h>
6 #include <variant/gpio.h>
14 .dq0 = { 8, 9, 12, 11, 13, 15, 10, 14, },
15 .dq1 = { 4, 6, 0, 2, 5, 7, 1, 3, },
18 .dq0 = { 2, 3, 0, 6, 1, 7, 5, 4, },
19 .dq1 = { 15, 14, 13, 8, 12, 11, 9, 10, },
22 .dq0 = { 1, 0, 3, 2, 5, 4, 7, 6, },
23 .dq1 = { 14, 15, 12, 13, 8, 10, 9, 11, },
26 .dq0 = { 8, 10, 11, 9, 15, 12, 14, 13, },
27 .dq1 = { 4, 7, 6, 5, 2, 0, 1, 3, },
30 .dq0 = { 8, 9, 10, 11, 13, 12, 15, 14, },
31 .dq1 = { 7, 6, 4, 5, 0, 2, 1, 3, },
34 .dq0 = { 1, 3, 0, 2, 6, 4, 5, 7, },
35 .dq1 = { 14, 15, 10, 12, 8, 13, 11, 9, },
38 .dq0 = { 1, 0, 2, 4, 5, 3, 7, 6, },
39 .dq1 = { 12, 14, 15, 13, 9, 10, 8, 11, },
42 .dq0 = { 11, 9, 8, 13, 12, 14, 15, 10, },
43 .dq1 = { 4, 7, 5, 1, 2, 6, 3, 0, },
49 .ddr0 = { .dqs0 = 1, .dqs1 = 0 },
50 .ddr1 = { .dqs0 = 0, .dqs1 = 1 },
51 .ddr2 = { .dqs0 = 0, .dqs1 = 1 },
52 .ddr3 = { .dqs0 = 1, .dqs1 = 0 },
53 .ddr4 = { .dqs0 = 1, .dqs1 = 0 },
54 .ddr5 = { .dqs0 = 0, .dqs1 = 1 },
55 .ddr6 = { .dqs0 = 0, .dqs1 = 1 },
56 .ddr7 = { .dqs0 = 1, .dqs1 = 0 },
87 const bool half_populated =
false;
void memcfg_init(FSPM_UPD *memupd, const struct mb_cfg *mb_cfg, const struct mem_spd *spd_info, bool half_populated)
uint32_t gpio_base2_value(const gpio_t gpio[], int num_gpio)
const struct mb_cfg *__weak variant_memory_params(void)
int __weak variant_memory_sku(void)
#define GPIO_MEM_CONFIG_3
#define GPIO_MEM_CONFIG_0
#define GPIO_MEM_CONFIG_2
#define GPIO_MEM_CONFIG_1
#define GPIO_MEM_CONFIG_4
void variant_memory_init(FSPM_UPD *mupd)
static const struct mb_cfg baseboard_memcfg
static const struct mb_cfg board_cfg