coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pei_data.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <soc/pei_data.h>
4 #include <soc/pei_wrapper.h>
5 
7 {
8  pei_data->ec_present = 1;
9 
10  /* One installed DIMM per channel -- can be changed by SPD init */
13 
14  /* P0: LTE */
16  /* P1: POrt A, CN10 */
18  /* P2: CCD */
20  /* P3: BT */
22  /* P4: Port B, CN6 */
24  /* P5: EMPTY */
26  /* P6: SD Card */
28  /* P7: EMPTY */
30 
31  /* P1: Port A, CN6 */
32  pei_data_usb3_port(pei_data, 0, 1, 0, 0);
33  /* P2: EMPTY */
35  /* P3: EMPTY */
37  /* P4: EMPTY */
39 }
static void pei_data_usb2_port(struct pei_data *pei_data, int port, uint16_t length, uint8_t enable, uint8_t oc_pin, uint8_t location)
Definition: pei_wrapper.h:10
static void pei_data_usb3_port(struct pei_data *pei_data, int port, uint8_t enable, uint8_t oc_pin, uint8_t fixed_eq)
Definition: pei_wrapper.h:20
void mainboard_fill_pei_data(struct pei_data *pei_data)
Definition: pei_data.c:6
#define USB_OC_PIN_SKIP
Definition: pei_data.h:27
@ USB_PORT_BACK_PANEL
Definition: pei_data.h:30
@ USB_PORT_SKIP
Definition: pei_data.h:36
@ USB_PORT_FLEX
Definition: pei_data.h:34
@ USB_PORT_MINI_PCIE
Definition: pei_data.h:33
@ USB_PORT_INTERNAL
Definition: pei_data.h:35
int dimm_channel0_disabled
Definition: pei_data.h:68
int dimm_channel1_disabled
Definition: pei_data.h:69
int ec_present
Definition: pei_data.h:62