coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
lpc.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_LPC_H_
4
#define _SOC_LPC_H_
5
6
/* PCI config registers in LPC bridge. */
7
#define REVID 0x08
8
#define ABASE 0x40
9
#define PBASE 0x44
10
#define GBASE 0x48
11
#define IOBASE 0x4c
12
#define IBASE 0x50
13
#define SBASE 0x54
14
#define MPBASE 0x58
15
#define PUBASE 0x5c
16
#define UART_CONT 0x80
17
#define RCBA 0xf0
18
19
/* iLB Memory Mapped IO */
20
#define ILB_OIC 0x60
21
#define SIRQEN (1 << 12)
22
23
/* Memory Mapped IO in LPC bridge */
24
#define SCNT 0x10
25
#define SCNT_MODE (1 << 7)
/* When cleared, SERIRQ is in quiet mode */
26
27
#define RID_A_STEPPING_START 1
28
#define RID_B_STEPPING_START 5
29
#define RID_C_STEPPING_START 0x21
30
#define RID_D_STEPPING_START 0x35
31
enum
soc_stepping
{
32
STEP_A0
,
33
STEP_A1
,
34
STEP_B0
,
35
STEP_B1
,
36
STEP_B2
,
37
STEP_B3
,
38
STEP_C0
,
39
STEP_D1
,
40
};
41
42
/* Registers behind the RCBA_BASE_ADDRESS bar. */
43
#define GCS 0x00
44
# define BILD (1 << 0)
45
46
#endif
/* _SOC_LPC_H_ */
STEP_A1
@ STEP_A1
Definition:
lpc.h:26
STEP_B1
@ STEP_B1
Definition:
lpc.h:28
STEP_B3
@ STEP_B3
Definition:
lpc.h:30
STEP_A0
@ STEP_A0
Definition:
lpc.h:25
STEP_B2
@ STEP_B2
Definition:
lpc.h:29
STEP_B0
@ STEP_B0
Definition:
lpc.h:27
STEP_C0
@ STEP_C0
Definition:
lpc.h:31
soc_stepping
soc_stepping
Definition:
lpc.h:31
STEP_D1
@ STEP_D1
Definition:
lpc.h:39
src
soc
intel
braswell
include
soc
lpc.h
Generated by
1.9.1