Go to the source code of this file.
◆ CLKRUN_EN
#define CLKRUN_EN (1 << 0) |
◆ COMA_RANGE
#define COMA_RANGE 0x0 /* 0x3F8 - 0x3FF COM1*/ |
◆ COMB_RANGE
#define COMB_RANGE 0x1 /* 0x2F8 - 0x2FF COM2*/ |
◆ ESPI_GEN1_DEC
#define ESPI_GEN1_DEC 0x84 /* ESPI IF Generic Decode Range 1 */ |
◆ ESPI_GEN2_DEC
#define ESPI_GEN2_DEC 0x88 /* ESPI IF Generic Decode Range 2 */ |
◆ ESPI_GEN3_DEC
#define ESPI_GEN3_DEC 0x8c /* ESPI IF Generic Decode Range 3 */ |
◆ ESPI_GEN4_DEC
#define ESPI_GEN4_DEC 0x90 /* ESPI IF Generic Decode Range 4 */ |
◆ ESPI_IO_DEC
#define ESPI_IO_DEC 0x80 /* IO Decode Ranges Register */ |
◆ LGMR
#define LGMR 0x98 /* ESPI Generic Memory Range */ |
◆ PCCTL
#define PCCTL 0xE0 /* PCI Clock Control */ |
◆ SCI_IRQ_SEL
#define SCI_IRQ_SEL (7 << 0) |
◆ SCIS_IRQ10
◆ SCIS_IRQ11
◆ SCIS_IRQ20
◆ SCIS_IRQ21
◆ SCIS_IRQ22
◆ SCIS_IRQ23
◆ SCIS_IRQ9
◆ SERIRQ_CNTL