coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
Go to the source code of this file.
Functions | |
void __noreturn | halt (void) |
halt the system reliably More... | |
void | poweroff (void) |
void __noreturn halt | ( | void | ) |
halt the system reliably
Definition at line 6 of file halt.c.
References hlt().
Referenced by ap_bootblock_c_entry(), ap_romstage_main(), board_reset(), bootblock_c_entry(), cold_reset(), die(), ec_init(), full_reset(), global_reset(), intel_early_me_init_done(), mainboard_enable(), mtk_wdt_swreset(), power_shutdown(), poweroff(), raminit(), romstage_main(), run_romstage(), set_flex_ratio_to_tdp_nominal(), soft_reset(), southbridge_smi_sleep(), stop_this_cpu(), system_reset(), tlcl_cr50_reset_ec(), vboot_sync_ec(), and warm_reset().
Definition at line 13 of file acpi.c.
References acpi_write32(), ENV_SMM, halt(), MMIO_ACPI_PM1_CNT_BLK, pmc_enable_pm1_control(), PMIC_PWRHOLD, pmic_set_power_hold(), RTC_BBPU, RTC_BBPU_ENABLE_ALARM, RTC_BBPU_KEY, RTC_BBPU_PWREN, RTC_BBPU_RELOAD, rtc_info, rtc_write(), rtc_write_field(), rtc_writeif_unlock(), SLP_EN, SLP_TYP_S5, and SLP_TYP_SHIFT.
Referenced by chromeec_process_one_event().