coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
mainboard.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
bootstate.h
>
4
#include <
device/pci_ids.h
>
5
#include <
device/pci_ops.h
>
6
#include <gpio.h>
7
#include <hwilib.h>
8
#include <
intelblocks/lpc_lib.h
>
9
#include <
intelblocks/pcr.h
>
10
#include <soc/pcr_ids.h>
11
#include <baseboard/variants.h>
12
#include <types.h>
13
14
#define TX_DWORD3 0xa8c
15
16
void
variant_mainboard_final
(
void
)
17
{
18
struct
device
*dev =
NULL
;
19
20
/*
21
* PIR6 register mapping for PCIe root ports
22
* INTA#->PIRQB#, INTB#->PIRQC#, INTC#->PIRQD#, INTD#-> PIRQA#
23
*/
24
pcr_write16
(
PID_ITSS
, 0x314c, 0x0321);
25
26
/* Disable clock outputs 1-5 (CLKOUT) for XIO2001 PCIe to PCI Bridge. */
27
dev =
dev_find_device
(
PCI_VID_TI
,
PCI_DID_TI_XIO2001
, 0);
28
if
(dev)
29
pci_write_config8
(dev, 0xd8, 0x3e);
30
31
/* Enable CLKRUN_EN for power gating LPC */
32
lpc_enable_pci_clk_cntl
();
33
34
/*
35
* Enable LPC PCE (Power Control Enable) by setting IOSF-SB port 0xD2
36
* offset 0x341D bit3 and bit0.
37
* Enable LPC CCE (Clock Control Enable) by setting IOSF-SB port 0xD2
38
* offset 0x341C bit [3:0].
39
*/
40
pcr_or32
(
PID_LPC
,
PCR_LPC_PRC
, (
PCR_LPC_CCE_EN
|
PCR_LPC_PCE_EN
));
41
42
/*
43
* Correct the SATA transmit signal via the High Speed I/O Transmit
44
* Control Register 3.
45
* Bit [23:16] set the output voltage swing for TX line.
46
* The value 0x4a sets the swing level to 0.58 V.
47
*/
48
pcr_rmw32
(
PID_MODPHY
,
TX_DWORD3
, (0x00 << 16), (0x4a << 16));
49
}
50
51
static
void
finalize_boot
(
void
*unused)
52
{
53
/* Set coreboot ready LED. */
54
gpio_output
(
CNV_RGI_DT
, 1);
55
}
56
57
BOOT_STATE_INIT_ENTRY
(
BS_PAYLOAD_BOOT
,
BS_ON_ENTRY
,
finalize_boot
,
NULL
);
PID_LPC
#define PID_LPC
Definition:
pcr_ids.h:21
PID_MODPHY
#define PID_MODPHY
Definition:
pcr_ids.h:22
bootstate.h
BS_PAYLOAD_BOOT
@ BS_PAYLOAD_BOOT
Definition:
bootstate.h:89
BS_ON_ENTRY
@ BS_ON_ENTRY
Definition:
bootstate.h:95
pcr.h
pcr_write16
void pcr_write16(uint8_t pid, uint16_t offset, uint16_t indata)
Definition:
pcr.c:134
pcr_rmw32
void pcr_rmw32(uint8_t pid, uint16_t offset, uint32_t anddata, uint32_t ordata)
Definition:
pcr.c:154
pcr_or32
void pcr_or32(uint8_t pid, uint16_t offset, uint32_t ordata)
Definition:
pcr.c:184
BOOT_STATE_INIT_ENTRY
BOOT_STATE_INIT_ENTRY(BS_POST_DEVICE, BS_ON_EXIT, sch5545_ec_hwm_init, NULL)
PID_ITSS
@ PID_ITSS
Definition:
pcr.h:16
dev_find_device
struct device * dev_find_device(u16 vendor, u16 device, struct device *from)
Find a device of a given vendor and type.
Definition:
device_util.c:42
CNV_RGI_DT
#define CNV_RGI_DT
Definition:
gpio_apl.h:138
pci_ops.h
pci_write_config8
static __always_inline void pci_write_config8(const struct device *dev, u16 reg, u8 val)
Definition:
pci_ops.h:64
gpio_output
void gpio_output(gpio_t gpio, int value)
Definition:
gpio.c:194
lpc_lib.h
PCR_LPC_PCE_EN
#define PCR_LPC_PCE_EN
Definition:
lpc_lib.h:31
lpc_enable_pci_clk_cntl
void lpc_enable_pci_clk_cntl(void)
Definition:
lpc_lib.c:292
PCR_LPC_CCE_EN
#define PCR_LPC_CCE_EN
Definition:
lpc_lib.h:30
PCR_LPC_PRC
#define PCR_LPC_PRC
Definition:
lpc_lib.h:29
pci_ids.h
PCI_VID_TI
#define PCI_VID_TI
Definition:
pci_ids.h:865
PCI_DID_TI_XIO2001
#define PCI_DID_TI_XIO2001
Definition:
pci_ids.h:868
variant_mainboard_final
void __weak variant_mainboard_final(void)
Definition:
mainboard.c:245
finalize_boot
static void finalize_boot(void *unused)
Definition:
mainboard.c:51
TX_DWORD3
#define TX_DWORD3
Definition:
mainboard.c:14
NULL
#define NULL
Definition:
stddef.h:19
device
Definition:
device.h:107
src
mainboard
siemens
mc_apl1
variants
mc_apl1
mainboard.c
Generated by
1.9.1