coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
dsi_phy_pll.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_DISPLAY_DSI_PHY_PLL_H
4
#define _SOC_DISPLAY_DSI_PHY_PLL_H
5
6
#include <types.h>
7
8
enum
{
9
MDSS_DSI_PLL_10NM
,
10
MDSS_UNKNOWN_PLL
,
11
};
12
13
struct
mdss_pll_vco_calc
{
14
s32
div_frac_start1
;
15
s32
div_frac_start2
;
16
s32
div_frac_start3
;
17
s64
dec_start1
;
18
s64
dec_start2
;
19
s64
pll_plllock_cmp1
;
20
s64
pll_plllock_cmp2
;
21
s64
pll_plllock_cmp3
;
22
};
23
24
void
dsi_phy_pll_vco_10nm_set_rate
(
unsigned
long
rate
);
25
26
#endif
dsi_phy_pll_vco_10nm_set_rate
void dsi_phy_pll_vco_10nm_set_rate(unsigned long rate)
Definition:
dsi_phy_pll.c:137
MDSS_DSI_PLL_10NM
@ MDSS_DSI_PLL_10NM
Definition:
dsi_phy_pll.h:9
MDSS_UNKNOWN_PLL
@ MDSS_UNKNOWN_PLL
Definition:
dsi_phy_pll.h:10
s64
int64_t s64
Definition:
stdint.h:53
s32
int32_t s32
Definition:
stdint.h:50
mdss_pll_vco_calc
Definition:
dsi_phy_pll.h:13
mdss_pll_vco_calc::dec_start2
s64 dec_start2
Definition:
dsi_phy_pll.h:18
mdss_pll_vco_calc::dec_start1
s64 dec_start1
Definition:
dsi_phy_pll.h:17
mdss_pll_vco_calc::pll_plllock_cmp1
s64 pll_plllock_cmp1
Definition:
dsi_phy_pll.h:19
mdss_pll_vco_calc::div_frac_start2
s32 div_frac_start2
Definition:
dsi_phy_pll.h:15
mdss_pll_vco_calc::pll_plllock_cmp2
s64 pll_plllock_cmp2
Definition:
dsi_phy_pll.h:20
mdss_pll_vco_calc::div_frac_start3
s32 div_frac_start3
Definition:
dsi_phy_pll.h:16
mdss_pll_vco_calc::pll_plllock_cmp3
s64 pll_plllock_cmp3
Definition:
dsi_phy_pll.h:21
mdss_pll_vco_calc::div_frac_start1
s32 div_frac_start1
Definition:
dsi_phy_pll.h:14
rate
Definition:
pll.c:262
src
soc
qualcomm
sc7180
include
soc
display
dsi_phy_pll.h
Generated by
1.9.1