coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
fw_config.c File Reference
#include <bootstate.h>
#include <console/console.h>
#include <fw_config.h>
#include <gpio.h>
Include dependency graph for fw_config.c:

Go to the source code of this file.

Functions

static void fw_config_handle (void *unused)
 
 BOOT_STATE_INIT_ENTRY (BS_DEV_ENABLE, BS_ON_ENTRY, fw_config_handle, NULL)
 

Variables

static const struct pad_config i2s_enable_pads []
 

Function Documentation

◆ BOOT_STATE_INIT_ENTRY()

BOOT_STATE_INIT_ENTRY ( BS_DEV_ENABLE  ,
BS_ON_ENTRY  ,
fw_config_handle  ,
NULL   
)

◆ fw_config_handle()

static void fw_config_handle ( void unused)
static

Definition at line 34 of file fw_config.c.

References ARRAY_SIZE, AUDIO, BIOS_INFO, FW_CONFIG, fw_config_probe(), gpio_configure_pads(), i2s_enable_pads, and printk.

Here is the call graph for this function:

Variable Documentation

◆ i2s_enable_pads

const struct pad_config i2s_enable_pads[]
static
Initial value:
= {
PAD_CFG_GPI_APIC(GPP_H3, NONE, PLTRST, EDGE_BOTH, INVERT),
PAD_CFG_NF(GPP_R0, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R1, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R2, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R3, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R4, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R5, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R6, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_R7, NONE, DEEP, NF2),
PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1),
}
#define GPP_R4
#define GPP_R7
#define GPP_R3
#define GPP_R6
#define GPP_R0
#define GPP_R2
#define GPP_H3
#define GPP_R5
#define GPP_D19
#define GPP_R1
#define PAD_CFG_NF(pad, pull, rst, func)
Definition: gpio_defs.h:197
#define PAD_CFG_GPI_APIC(pad, pull, rst, trig, inv)
Definition: gpio_defs.h:376

Definition at line 1 of file fw_config.c.

Referenced by fw_config_handle().