![]() |
coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <device/pci_ops.h>
#include <bootblock_common.h>
#include <southbridge/intel/common/early_spi.h>
#include <southbridge/intel/i82801ix/i82801ix.h>
#include "q35.h"
Go to the source code of this file.
Functions | |
static void | bootblock_northbridge_init (void) |
static void | bootblock_southbridge_init (void) |
void | bootblock_soc_init (void) |
Definition at line 10 of file bootblock.c.
References CONFIG, D0F0_PCIEXBAR_HI, D0F0_PCIEXBAR_LO, HOST_BRIDGE, mainboard_machine_check(), make_pciexbar(), and pci_io_write_config32().
Referenced by bootblock_soc_init().
Definition at line 41 of file bootblock.c.
References bootblock_northbridge_init(), and bootblock_southbridge_init().
Definition at line 32 of file bootblock.c.
References enable_spi_prefetching_and_caching(), PCI_DEV, pci_write_config32(), and RCBA.
Referenced by bootblock_soc_init().