coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c File Reference
Include dependency graph for romstage.c:

Go to the source code of this file.

Functions

static void hybrid_graphics_init (void)
 
void mainboard_pre_raminit (void)
 
void mainboard_get_spd_map (u8 *spd_addrmap)
 

Variables

const struct southbridge_usb_port mainboard_usb_ports []
 

Function Documentation

◆ hybrid_graphics_init()

static void hybrid_graphics_init ( void  )
static

Definition at line 27 of file romstage.c.

References DEVEN, DEVEN_IGD, DEVEN_PEG10, early_hybrid_graphics(), GGC, PCI_DEV, pci_read_config32(), pci_write_config16(), and pci_write_config32().

Referenced by mainboard_pre_raminit().

Here is the call graph for this function:
Here is the caller graph for this function:

◆ mainboard_get_spd_map()

void mainboard_get_spd_map ( u8 spd_addrmap)

Definition at line 55 of file romstage.c.

Referenced by mainboard_romstage_entry().

Here is the caller graph for this function:

◆ mainboard_pre_raminit()

void mainboard_pre_raminit ( void  )

Definition at line 50 of file romstage.c.

References hybrid_graphics_init().

Here is the call graph for this function:

Variable Documentation

◆ mainboard_usb_ports

const struct southbridge_usb_port mainboard_usb_ports[]
Initial value:
= {
{ 1, IF1_557, 0 },
{ 1, IF1_55F, 1 },
{ 1, IF1_74B, 3 },
{ 1, IF1_14B, 3 },
{ 1, IF1_14B, 3 },
{ 1, IF1_74B, 3 },
{ 1, IF1_74B, 3 },
{ 1, IF1_74B, 3 },
{ 1, IF1_55F, 4 },
{ 1, IF1_55F, 5 },
{ 1, IF1_74B, 7 },
{ 1, IF1_74B, 7 },
{ 1, IF1_557, 7 },
{ 1, IF1_55F, 7 },
}
@ IF1_14B
Definition: pch.h:46
@ IF1_557
Definition: pch.h:48
@ IF1_74B
Definition: pch.h:47
@ IF1_55F
Definition: pch.h:50

Definition at line 1 of file romstage.c.

Referenced by mainboard_romstage_entry().