coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
smi.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#define __SIMPLE_DEVICE__
4
5
#include <types.h>
6
#include <
device/device.h
>
7
#include <
device/pci_ops.h
>
8
#include "
ironlake.h
"
9
10
#include <
cpu/intel/smm_reloc.h
>
11
12
void
northbridge_write_smram
(
u8
smram)
13
{
14
pci_write_config8
(
QPI_SAD
,
QPD0F1_SMRAM
, smram);
15
}
device.h
pci_ops.h
pci_write_config8
static __always_inline void pci_write_config8(const struct device *dev, u16 reg, u8 val)
Definition:
pci_ops.h:64
ironlake.h
QPD0F1_SMRAM
#define QPD0F1_SMRAM
Definition:
ironlake.h:48
QPI_SAD
#define QPI_SAD
Definition:
ironlake.h:45
northbridge_write_smram
void northbridge_write_smram(u8 smram)
Definition:
smi.c:12
smm_reloc.h
u8
uint8_t u8
Definition:
stdint.h:45
src
northbridge
intel
ironlake
smi.c
Generated by
1.9.1