3 #ifndef __CPU_TI_AM335X_DDR_INIT_H__
4 #define __CPU_TI_AM335X_DDR_INIT_H__
315 #define VTP_CTRL_READY (0x1 << 5)
316 #define VTP_CTRL_ENABLE (0x1 << 6)
317 #define VTP_CTRL_START_EN (0x1)
319 #define DDR_CKE_CTRL_NORMAL 0x1
321 #define PHY_EN_DYN_PWRDN (0x1 << 20)
324 #define VTP0_CTRL_ADDR 0x44E10E0C
325 #define VTP1_CTRL_ADDR 0x48140E10
328 #define EMIF4_0_CFG_BASE 0x4C000000
329 #define EMIF4_1_CFG_BASE 0x4D000000
332 #define DDR_PHY_CMD_ADDR 0x44E12000
333 #define DDR_PHY_DATA_ADDR 0x44E120C8
334 #define DDR_PHY_CMD_ADDR2 0x47C0C800
335 #define DDR_PHY_DATA_ADDR2 0x47C0C8C8
336 #define DDR_DATA_REGS_NR 2
339 #define DDR_CTRL_ADDR 0x44E10E04
340 #define DDR_CONTROL_BASE_ADDR 0x44E11404
343 #define CTRL_BASE 0x44E10000
345 #define EMIF_REG_MAJOR_REVISION_SHIFT 8
346 #define EMIF_REG_MAJOR_REVISION_MASK (0x7 << 8)
348 #define EMIF_REG_SDRAM_TYPE_SHIFT 29
349 #define EMIF_REG_SDRAM_TYPE_MASK (0x7 << 29)
351 #define EMIF_EXT_PHY_CTRL_TIMING_REG 0x5
353 #define EMIF_REG_INITREF_DIS_MASK (1 << 31)
357 #define EMIF_SDRAM_TYPE_DDR2 0x2
358 #define EMIF_SDRAM_TYPE_DDR3 0x3
359 #define EMIF_SDRAM_TYPE_LPDDR2 0x4
361 #define PLL_BYPASS_MODE 0x4
362 #define ST_MN_BYPASS 0x00000100
363 #define ST_DPLL_CLK 0x00000001
364 #define CLK_SEL_MASK 0x7ffff
365 #define CLK_DIV_MASK 0x1f
366 #define CLK_DIV2_MASK 0x7f
367 #define CLK_SEL_SHIFT 0x8
368 #define CLK_MODE_SEL 0x7
369 #define CLK_MODE_MASK 0xfffffff8
370 #define CLK_DIV_SEL 0xFFFFFFE0
371 #define CPGMAC0_IDLE 0x30000
372 #define DPLL_CLKDCOLDO_GATE_CTRL 0x300
374 #define V_OSCK 24000000
375 #define OSC (V_OSCK / 1000000)
378 #define DDRPLL_N (OSC - 1)
Encapsulates DDR CMD control registers.
uint32_t emif_sdram_config_ext
uint32_t secure_emif_sdram_config
This structure represents the DDR io control on AM33XX devices.
uint32_t emif_sdram_config_ext
Encapsulates DDR DATA registers.
uint32_t emif_rd_wr_lvl_ctl
uint32_t emif_irqenable_clr_ll
uint32_t emif_ddr_ext_phy_ctrl_3
uint32_t emif_sdram_tim_3_shdw
uint32_t emif_ddr_ext_phy_ctrl_20
uint32_t emif_irqstatus_ll
uint32_t emif_ddr_ext_phy_ctrl_24_shdw
uint32_t emif_ddr_ext_phy_ctrl_33_shdw
uint32_t emif_ddr_ext_phy_ctrl_10_shdw
uint32_t emif_ddr_ext_phy_ctrl_16_shdw
uint32_t emif_ddr_ext_phy_ctrl_5_shdw
uint32_t emif_irqenable_clr_sys
uint32_t emif_ddr_ext_phy_ctrl_2_shdw
uint32_t emif_ddr_ext_phy_ctrl_26
uint32_t emif_ddr_ext_phy_ctrl_24
uint32_t emif_ddr_ext_phy_ctrl_2
uint32_t emif_read_idlectrl
uint32_t emif_ddr_ext_phy_ctrl_14_shdw
uint32_t emif_ddr_ext_phy_ctrl_29
uint32_t emif_ddr_ext_phy_ctrl_18
uint32_t emif_ddr_ext_phy_ctrl_4
uint32_t emif_ddr_ext_phy_ctrl_29_shdw
uint32_t emif_lpddr2_mode_reg_data_es2
uint32_t emif_sdram_tim_3
uint32_t emif_ddr_ext_phy_ctrl_34
uint32_t emif_ddr_ext_phy_ctrl_21
uint32_t emif_temp_alert_config
uint32_t emif_sdram_ref_ctrl
uint32_t emif_ddr_ext_phy_ctrl_21_shdw
uint32_t emif_lpddr2_mode_reg_cfg
uint32_t emif_irqstatus_raw_ll
uint32_t emif_ddr_ext_phy_ctrl_4_shdw
uint32_t emif_ddr_phy_ctrl_1
uint32_t emif_ddr_phy_ctrl_1_shdw
uint32_t emif_sdram_config
uint32_t emif_rd_wr_lvl_rmp_win
uint32_t emif_ddr_ext_phy_ctrl_8_shdw
uint32_t emif_connect_id_serv_2_map
uint32_t emif_ddr_ext_phy_ctrl_23_shdw
uint32_t emif_ddr_ext_phy_ctrl_11_shdw
uint32_t emif_ddr_ext_phy_ctrl_14
uint32_t emif_ddr_ext_phy_ctrl_7_shdw
uint32_t emif_ddr_ext_phy_ctrl_1_shdw
uint32_t emif_ddr_ext_phy_ctrl_18_shdw
uint32_t emif_ecc_address_range_2
uint32_t emif_ddr_ext_phy_ctrl_3_shdw
uint32_t emif_ddr_ext_phy_ctrl_9
uint32_t emif_pwr_mgmt_ctrl
uint32_t emif_ddr_ext_phy_ctrl_11
uint32_t emif_ddr_ext_phy_ctrl_28
uint32_t emif_sdram_ref_ctrl_shdw
uint32_t emif_perf_cnt_tim
uint32_t emif_irqstatus_sys
uint32_t emif_ddr_ext_phy_ctrl_22_shdw
uint32_t emif_ddr_ext_phy_ctrl_26_shdw
uint32_t emif_ddr_phy_ctrl_2
uint32_t emif_ecc_address_range_1
uint32_t emif_l3_cfg_val_1
uint32_t emif_ddr_ext_phy_ctrl_23
uint32_t emif_lpddr2_nvm_tim_shdw
uint32_t emif_ddr_ext_phy_ctrl_33
uint32_t emif_ddr_ext_phy_ctrl_13_shdw
uint32_t emif_ddr_ext_phy_ctrl_6
uint32_t emif_ddr_ext_phy_ctrl_16
uint32_t emif_ddr_ext_phy_ctrl_28_shdw
uint32_t emif_connect_id_serv_1_map
uint32_t emif_sdram_tim_1
uint32_t emif_ddr_ext_phy_ctrl_5
uint32_t emif_ddr_ext_phy_ctrl_27
uint32_t emif_ddr_ext_phy_ctrl_6_shdw
uint32_t emif_ddr_fifo_misaligned_clear_1
uint32_t emif_pwr_mgmt_ctrl_shdw
uint32_t emif_irqstatus_raw_sys
uint32_t emif_perf_cnt_sel
uint32_t emif_irqenable_set_sys
uint32_t emif_ddr_ext_phy_ctrl_17
uint32_t emif_ddr_ext_phy_ctrl_31_shdw
uint32_t emif_ddr_ext_phy_ctrl_7
uint32_t emif_rd_wr_lvl_rmp_ctl
uint32_t emif_ddr_ext_phy_ctrl_1
uint32_t emif_ddr_phy_status[28]
uint32_t emif_ddr_ext_phy_ctrl_30
uint32_t emif_sdram_tim_1_shdw
uint32_t emif_ddr_ext_phy_ctrl_9_shdw
uint32_t emif_lpddr2_nvm_tim
uint32_t emif_ddr_ext_phy_ctrl_15_shdw
uint32_t emif_prio_class_serv_map
uint32_t emif_ddr_ext_phy_ctrl_35
uint32_t emif_ddr_ext_phy_ctrl_12
uint32_t emif_ddr_ext_phy_ctrl_25_shdw
uint32_t emif_ddr_ext_phy_ctrl_8
uint32_t emif_ddr_ext_phy_ctrl_20_shdw
uint32_t emif_ddr_ext_phy_ctrl_25
uint32_t emif_ddr_ext_phy_ctrl_36_shdw
uint32_t emif_ddr_ext_phy_ctrl_31
uint32_t emif_ddr_ext_phy_ctrl_19
uint32_t emif_lpddr2_nvm_config
uint32_t emif_read_idlectrl_shdw
uint32_t emif_ddr_ext_phy_ctrl_19_shdw
uint32_t emif_ddr_ext_phy_ctrl_22
uint32_t emif_sdram_tim_2_shdw
uint32_t emif_l3_cfg_val_2
uint32_t emif_lpddr2_mode_reg_data
uint32_t emif_ecc_ctrl_reg
uint32_t emif_ddr_ext_phy_ctrl_32
uint32_t emif_ddr_ext_phy_ctrl_12_shdw
uint32_t emif_ddr_fifo_misaligned_clear_2
uint32_t emif_sdram_tim_2
uint32_t emif_ddr_ext_phy_ctrl_15
uint32_t emif_irqenable_set_ll
uint32_t emif_ddr_ext_phy_ctrl_35_shdw
uint32_t emif_ddr_ext_phy_ctrl_36
uint32_t emif_ddr_ext_phy_ctrl_34_shdw
uint32_t emif_ddr_ext_phy_ctrl_27_shdw
uint32_t emif_perf_cnt_cfg
uint32_t emif_ddr_ext_phy_ctrl_30_shdw
uint32_t emif_ddr_ext_phy_ctrl_17_shdw
uint32_t emif_ddr_ext_phy_ctrl_10
uint32_t emif_ddr_ext_phy_ctrl_13
uint32_t emif_rd_wr_exec_thresh
uint32_t emif_ddr_ext_phy_ctrl_32_shdw
uint32_t emif_ecc_address_range_2
uint32_t emif_ecc_ctrl_reg
uint32_t emif_connect_id_serv_1_map
uint32_t emif_prio_class_serv_map
uint32_t emif_rd_wr_lvl_ctl
uint32_t sdram_config_init
uint32_t emif_ddr_phy_ctlr_1
uint32_t emif_rd_wr_lvl_rmp_ctl
uint32_t emif_ddr_ext_phy_ctrl_2
uint32_t emif_ddr_ext_phy_ctrl_4
uint32_t emif_ddr_ext_phy_ctrl_5
uint32_t temp_alert_config
uint32_t emif_ddr_phy_ctlr_1_init
uint32_t emif_rd_wr_lvl_rmp_win
uint32_t emif_ddr_ext_phy_ctrl_1
uint32_t emif_connect_id_serv_2_map
uint32_t emif_rd_wr_exec_thresh
uint32_t emif_ecc_address_range_1
uint32_t emif_ddr_ext_phy_ctrl_3
void config_ddr(uint32_t pll, const struct ctrl_ioregs *ioregs, const struct ddr_data *data, const struct cmd_control *ctrl, const struct emif_regs *regs, int nr)