coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef _SOC_RAMSTAGE_H_
4 #define _SOC_RAMSTAGE_H_
5 
6 #include <device/device.h>
7 #include <fsp/api.h>
8 #include <fsp/util.h>
9 
10 #include "../../chip.h"
11 
12 #define FSP_SIL_UPD FSP_S_CONFIG
13 #define FSP_MEM_UPD FSP_M_CONFIG
14 
15 void mainboard_silicon_init_params(FSP_S_CONFIG *params);
16 void soc_init_pre_device(void *chip_info);
17 void soc_irq_settings(FSP_SIL_UPD *params);
18 
19 #endif
params
static struct sdram_info params
Definition: sdram_configs.c:83
mainboard_silicon_init_params
void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition: ramstage.c:162
FSP_S_CONFIG
#define FSP_S_CONFIG
Definition: fsp_upd.h:9
soc_init_pre_device
void soc_init_pre_device(void *chip_info)
Definition: chip.c:137
FSP_SIL_UPD
#define FSP_SIL_UPD
Definition: ramstage.h:12
soc_irq_settings
void soc_irq_settings(FSP_SIL_UPD *params)
Definition: irq.c:166