coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
scp.c File Reference
#include <device/mmio.h>
#include <soc/scp.h>
Include dependency graph for scp.c:

Go to the source code of this file.

Functions

void scp_rsi_enable (void)
 
void scp_rsi_disable (void)
 

Function Documentation

◆ scp_rsi_disable()

void scp_rsi_disable ( void  )

Definition at line 16 of file scp.c.

References REG_L1TCM_SRAM_PDN, SCP_SRAM_PDN_DISABLE_VAL, and write32().

Here is the call graph for this function:

◆ scp_rsi_enable()

void scp_rsi_enable ( void  )

Definition at line 6 of file scp.c.

References REG_L1TCM_SRAM_PDN, SCP_SRAM_PDN_DISABLE_VAL, val, and write32().

Referenced by platform_romstage_main().

Here is the call graph for this function:
Here is the caller graph for this function: