coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <arch/stages.h>
4 #include <delay.h>
5 #include <soc/clkbuf.h>
6 #include <soc/emi.h>
7 #include <soc/i2c.h>
8 #include <soc/mt6315.h>
9 #include <soc/mt6359p.h>
10 #include <soc/mt6360.h>
11 #include <soc/pll_common.h>
12 #include <soc/pmif.h>
13 #include <soc/rtc.h>
14 #include <soc/scp.h>
15 
16 static void raise_little_cpu_freq(void)
17 {
20  udelay(200);
22  mt_pll_raise_cci_freq(1385 * MHz);
23 }
24 
26 {
27  mtk_pmif_init();
28  mt6359p_init();
29  mt6315_init();
32  if (CONFIG(BOARD_GOOGLE_CHERRY))
34  clk_buf_init();
35  rtc_boot();
36  mtk_dram_init();
38 }
__weak void platform_romstage_main(void)
Definition: romstage.c:10
#define MHz
Definition: helpers.h:80
int clk_buf_init(void)
Definition: clkbuf.c:78
void mtk_dram_init(void)
Definition: memory.c:311
@ CONFIG
Definition: dsi_common.h:201
@ I2C_SPEED_FAST
Definition: i2c.h:45
static void raise_little_cpu_freq(void)
Definition: romstage.c:16
void mt6315_init(void)
Definition: mt6315.c:96
@ MT6359P_SRAM_PROC1
Definition: mt6359p.h:53
@ MT6359P_CORE
Definition: mt6359p.h:55
void mt6359p_init(void)
Definition: mt6359p.c:269
void mt6359p_buck_set_voltage(u32 buck_id, u32 buck_uv)
Definition: mt6359p.c:160
void mt6360_init(uint8_t bus)
Definition: mt6360.c:382
void mt_pll_raise_little_cpu_freq(u32 freq)
Definition: pll.c:420
void mt_pll_raise_cci_freq(u32 freq)
Definition: pll.c:500
int mtk_pmif_init(void)
Definition: pmif.c:293
void rtc_boot(void)
Definition: rtc_mt6359p.c:315
void scp_rsi_enable(void)
Definition: scp.c:6
void mtk_i2c_bus_init(uint8_t bus)
Definition: i2c.c:65
@ I2C7
Definition: i2c.h:57
void udelay(uint32_t us)
Definition: udelay.c:15