coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <soc/ramstage.h>
4 #include "include/gpio.h"
5 
7 {
8  /* Configure pads prior to SiliconInit() in case there's any
9  * dependencies during hardware initialization. */
11 
12  params->CdClock = 3;
13 }
static struct sdram_info params
Definition: sdram_configs.c:83
#define ARRAY_SIZE(a)
Definition: helpers.h:12
__weak void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition: ramstage.c:162
static const struct pad_config gpio_table[]
Definition: gpio.h:24
void gpio_configure_pads(const struct soc_amd_gpio *gpio_list_ptr, size_t size)
program a particular set of GPIO
Definition: gpio.c:307
#define FSP_SIL_UPD
Definition: ramstage.h:12