coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
scp.h File Reference
#include <soc/addressmap.h>
Include dependency graph for scp.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define SCP_SRAM_PDN_DISABLE_VAL   0xFFFFFFFF
 
#define REG_L1TCM_SRAM_PDN   (void *)(SCP_CFG_BASE + 0x2102C)
 

Functions

void scp_rsi_enable (void)
 
void scp_rsi_disable (void)
 

Macro Definition Documentation

◆ REG_L1TCM_SRAM_PDN

#define REG_L1TCM_SRAM_PDN   (void *)(SCP_CFG_BASE + 0x2102C)

Definition at line 10 of file scp.h.

◆ SCP_SRAM_PDN_DISABLE_VAL

#define SCP_SRAM_PDN_DISABLE_VAL   0xFFFFFFFF

Definition at line 8 of file scp.h.

Function Documentation

◆ scp_rsi_disable()

void scp_rsi_disable ( void  )

Definition at line 16 of file scp.c.

References REG_L1TCM_SRAM_PDN, SCP_SRAM_PDN_DISABLE_VAL, and write32().

Here is the call graph for this function:

◆ scp_rsi_enable()

void scp_rsi_enable ( void  )

Definition at line 6 of file scp.c.

References REG_L1TCM_SRAM_PDN, SCP_SRAM_PDN_DISABLE_VAL, val, and write32().

Referenced by platform_romstage_main().

Here is the call graph for this function:
Here is the caller graph for this function: