coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <arch/stages.h>
4
#include <soc/usb.h>
5
6
static
void
prepare_usb
(
void
)
7
{
8
/*
9
* Do DWC3 core and phy reset. Kick these resets off early
10
* so they get at least 1msec to settle.
11
*/
12
reset_usb
(
HSUSB_HS_PORT_1
);
13
}
14
15
void
platform_romstage_main
(
void
)
16
{
17
prepare_usb
();
18
}
platform_romstage_main
__weak void platform_romstage_main(void)
Definition:
romstage.c:10
prepare_usb
static void prepare_usb(void)
Definition:
romstage.c:6
reset_usb
static void reset_usb(struct usb_dwc3_cfg *dwc3)
Definition:
usb.c:62
HSUSB_HS_PORT_1
@ HSUSB_HS_PORT_1
Definition:
usb.h:58
src
mainboard
google
mistral
romstage.c
Generated by
1.9.1