romstage.c

Go to the documentation of this file.

/* SPDX-License-Identifier: GPL-2.0-only */
 
#include <console/console.h>
#include <fsp/api.h>
#include <gpio.h>
#include "gpio.h"
#include <soc/romstage.h>
#include <soc/gpio.h>
#include "spd/spd.h"
#include <spd_bin.h>
#include "board_id.h"
 
void mainboard_memory_init_params(FSPM_UPD *mupd)
{
        FSP_M_CONFIG *mem_cfg;
        mem_cfg = &mupd->FspmConfig;
        u8 spd_index;
        if (get_spd_index(&spd_index) < 0)
                return;
 
        printk(BIOS_INFO, "SPD index %d\n", spd_index);
 
        mainboard_fill_dq_map_data(&mem_cfg->DqByteMapCh0,
                                   &mem_cfg->DqByteMapCh1);
        mainboard_fill_dqs_map_data(&mem_cfg->DqsMapCpu2DramCh0,
                                    &mem_cfg->DqsMapCpu2DramCh1);
        mainboard_fill_rcomp_res_data(&mem_cfg->RcompResistor);
        mainboard_fill_rcomp_strength_data(&mem_cfg->RcompTarget);
 
        if (CONFIG(BOARD_INTEL_KBLRVP3)) {
                mem_cfg->DqPinsInterleaved = 0;
                mem_cfg->MemorySpdDataLen = CONFIG_DIMM_SPD_SIZE;
                /* Memory leak is ok since we have memory mapped boot media */
                mem_cfg->MemorySpdPtr00 = spd_cbfs_map(spd_index);
                if (!mem_cfg->MemorySpdPtr00)
                        die("spd.bin not found\n");
        } else { /* CONFIG_BOARD_INTEL_KBLRVP7 and CONFIG_BOARD_INTEL_KBLRVP8 */
                struct spd_block blk = {
                        .addr_map = { 0x50, 0x51, 0x52, 0x53, },
                };
 
                mem_cfg->DqPinsInterleaved = 1;
                get_spd_smbus(&blk);
                mem_cfg->MemorySpdDataLen = blk.len;
                mem_cfg->MemorySpdPtr00 = (uintptr_t)blk.spd_array[0];
                mem_cfg->MemorySpdPtr10 = (uintptr_t)blk.spd_array[2];
 
                switch (get_board_id()) {
                case BOARD_ID_KBL_RVP8:
                case BOARD_ID_KBL_RVP11:
                        mem_cfg->MemorySpdPtr01 = (uintptr_t)blk.spd_array[1];
                        mem_cfg->MemorySpdPtr11 = (uintptr_t)blk.spd_array[3];
                        break;
                default:
                        break;
                }
        }
        mupd->FspmTestConfig.DmiVc1 = 1;
}