coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
acpi_tables.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <acpi/acpi.h>
4 #include <acpi/acpi_gnvs.h>
5 #include <soc/nvs.h>
6 #include <soc/device_nvs.h>
7 
9 {
10  /* Enable USB ports in S3 */
11  gnvs->s3u0 = 1;
12  gnvs->s3u1 = 1;
13 
14  /* Disable USB ports in S5 */
15  gnvs->s5u0 = 0;
16  gnvs->s5u1 = 0;
17 
18  /* PMIC is configured in I2C1, hide it for the OS */
19  struct device_nvs *dev_nvs = acpi_get_device_nvs();
20  dev_nvs->lpss_en[LPSS_NVS_I2C2] = 0;
21 }
22 
24 {
27 }
void * acpi_get_device_nvs(void)
Definition: gnvs.c:53
#define LPSS_NVS_I2C2
Definition: device_nvs.h:10
@ PM_MOBILE
Definition: acpi.h:835
#define ACPI_FADT_8042
Definition: acpi.h:819
void mainboard_fill_gnvs(struct global_nvs *gnvs)
Definition: acpi_tables.c:8
void mainboard_fill_fadt(acpi_fadt_t *fadt)
Definition: acpi_tables.c:25
struct global_nvs * gnvs
u8 preferred_pm_profile
Definition: acpi.h:712
u16 iapc_boot_arch
Definition: acpi.h:744
u8 lpss_en[14]
Definition: device_nvs.h:29
Definition: nvs.h:14
u8 s5u1
Definition: nvs.h:33
u8 s3u0
Definition: nvs.h:34
u8 s3u1
Definition: nvs.h:35
u8 s5u0
Definition: nvs.h:32