19 Early->GnbConfig.PsppPolicy = PsppDisabled;
24 Post->MemConfig.UmaMode =
CONFIG(GFXUMA) ? UMA_AUTO : UMA_NONE;
25 Post->MemConfig.UmaSize = 0;
26 Post->MemConfig.BottomIo = (UINT16)(CONFIG_BOTTOMIO_POSITION >> 24);
34 if (Post->MemConfig.UmaBase)
54 Mid->GnbMidConfiguration.iGpuVgaMode = 0;
62 if (iommu_dev && iommu_dev->
enabled) {
67 Late->GnbLateConfiguration.GnbIoapicId = CONFIG_MAX_CPUS + 1;
68 Late->GnbLateConfiguration.FchIoapicId = CONFIG_MAX_CPUS;
74 Late->PlatformConfig.UserOptionCdit = 0;
void backup_top_of_low_cacheable(uintptr_t ramtop)
DEVTREE_CONST struct device * pcidev_on_root(uint8_t dev, uint8_t fn)
void platform_BeforeInitReset(struct sysinfo *cb, AMD_RESET_PARAMS *Reset)
void platform_AfterInitLate(struct sysinfo *cb, AMD_LATE_PARAMS *Late)
void platform_BeforeS3LateRestore(struct sysinfo *cb, AMD_S3LATE_PARAMS *S3Late)
void platform_BeforeInitMid(struct sysinfo *cb, AMD_MID_PARAMS *Mid)
void platform_AfterS3LateRestore(struct sysinfo *cb, AMD_S3LATE_PARAMS *S3Late)
void platform_BeforeInitEnv(struct sysinfo *cb, AMD_ENV_PARAMS *Env)
void platform_BeforeInitLate(struct sysinfo *cb, AMD_LATE_PARAMS *Late)
void platform_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
void platform_BeforeInitEarly(struct sysinfo *cb, AMD_EARLY_PARAMS *Early)
void platform_AfterInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
void platform_BeforeInitResume(struct sysinfo *cb, AMD_RESUME_PARAMS *Resume)
void platform_AfterInitEnv(struct sysinfo *cb, AMD_ENV_PARAMS *Env)
void platform_AfterInitResume(struct sysinfo *cb, AMD_RESUME_PARAMS *Resume)
void platform_AfterS3Save(struct sysinfo *cb, AMD_S3SAVE_PARAMS *S3Save)