31 #ifdef __SIMPLE_DEVICE__
37 if (mct_cfg_lo & (1<<19)) {
50 Post->MemConfig.BottomIo = (UINT16)(
MIN(0xE0000000,
51 MAX(0x28000000, CONFIG_BOTTOMIO_POSITION)) >> 24) & 0xF8;
void backup_top_of_low_cacheable(uintptr_t ramtop)
#define printk(level,...)
DEVTREE_CONST struct device * pcidev_on_root(uint8_t dev, uint8_t fn)
void sb_Poweron_Init(void)
South Bridge CIMx romstage entry, wrapper of sbPowerOnInit entry point.
static __always_inline u32 pci_read_config32(const struct device *dev, u16 reg)
void sb_After_Pci_Init(void)
void sb_Mid_Post_Init(void)
#define BIOS_CRIT
BIOS_CRIT - Recovery unlikely.
void platform_BeforeInitReset(struct sysinfo *cb, AMD_RESET_PARAMS *Reset)
void platform_AfterInitLate(struct sysinfo *cb, AMD_LATE_PARAMS *Late)
void platform_BeforeS3LateRestore(struct sysinfo *cb, AMD_S3LATE_PARAMS *S3Late)
void platform_BeforeInitMid(struct sysinfo *cb, AMD_MID_PARAMS *Mid)
void platform_AfterS3LateRestore(struct sysinfo *cb, AMD_S3LATE_PARAMS *S3Late)
void platform_BeforeInitEnv(struct sysinfo *cb, AMD_ENV_PARAMS *Env)
void platform_BeforeInitLate(struct sysinfo *cb, AMD_LATE_PARAMS *Late)
void platform_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
void platform_BeforeInitEarly(struct sysinfo *cb, AMD_EARLY_PARAMS *Early)
void platform_AfterInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
void platform_BeforeInitResume(struct sysinfo *cb, AMD_RESUME_PARAMS *Resume)
void platform_AfterInitEnv(struct sysinfo *cb, AMD_ENV_PARAMS *Env)
void platform_AfterInitResume(struct sysinfo *cb, AMD_RESUME_PARAMS *Resume)
void platform_AfterS3Save(struct sysinfo *cb, AMD_S3SAVE_PARAMS *S3Save)
AGESA_STATUS OemS3LateRestore(AMD_S3_PARAMS *dataBlock)
AGESA_STATUS OemInitResume(AMD_S3_PARAMS *dataBlock)
#define PCI_DEV(SEGBUS, DEV, FN)
AGESA_STATUS OemS3Save(AMD_S3_PARAMS *dataBlock)