10 #define IA32_EFER 0xC0000080
11 #define EFER_NXE (1 << 11)
12 #define EFER_LMA (1 << 10)
13 #define EFER_LME (1 << 8)
14 #define EFER_SCE (1 << 0)
18 #define IA32_PLATFORM_ID 0x17
19 #define IA32_APIC_BASE_MSR_INDEX 0x1B
20 #define IA32_FEATURE_CONTROL 0x3a
21 #define FEATURE_CONTROL_LOCK_BIT (1 << 0)
22 #define FEATURE_ENABLE_VMX (1 << 2)
23 #define SMRR_ENABLE (1 << 3)
24 #define CPUID_VMX (1 << 5)
25 #define CPUID_SMX (1 << 6)
26 #define CPUID_DCA (1 << 18)
27 #define CPUID_X2APIC (1 << 21)
28 #define CPUID_AES (1 << 25)
29 #define SGX_GLOBAL_ENABLE (1 << 18)
30 #define PLATFORM_INFO_SET_TDP (1 << 29)
31 #define IA32_BIOS_UPDT_TRIG 0x79
32 #define IA32_BIOS_SIGN_ID 0x8b
33 #define IA32_MPERF 0xe7
34 #define IA32_APERF 0xe8
36 #define IA32_SMM_MONITOR_CTL_MSR 0x9B
37 #define SMBASE_RO_MSR 0x98
38 #define IA32_SMM_MONITOR_VALID (1 << 0)
39 #define IA32_MCG_CAP 0x179
40 #define MCG_CTL_P (1 << 8)
41 #define MCA_BANKS_MASK 0xff
42 #define IA32_PERF_STATUS 0x198
43 #define IA32_PERF_CTL 0x199
44 #define IA32_THERM_INTERRUPT 0x19b
45 #define IA32_MISC_ENABLE 0x1a0
46 #define FAST_STRINGS_ENABLE_BIT (1 << 0)
47 #define SPEED_STEP_ENABLE_BIT (1 << 16)
48 #define IA32_ENERGY_PERF_BIAS 0x1b0
49 #define ENERGY_POLICY_PERFORMANCE 0
50 #define ENERGY_POLICY_NORMAL 6
51 #define ENERGY_POLICY_POWERSAVE 15
52 #define ENERGY_POLICY_MASK 0xf
53 #define IA32_PACKAGE_THERM_INTERRUPT 0x1b2
54 #define SMRR_PHYSBASE_MSR 0x1F2
55 #define SMRR_PHYSMASK_MSR 0x1F3
56 #define IA32_PLATFORM_DCA_CAP 0x1f8
57 #define DCA_TYPE0_EN (1 << 0)
58 #define IA32_PAT 0x277
59 #define IA32_MC0_CTL 0x400
60 #define IA32_MC_CTL(bank) (IA32_MC0_CTL + 4 * (bank))
61 #define IA32_MC0_STATUS 0x401
62 #define IA32_MC_STATUS(bank) (IA32_MC0_STATUS + 4 * (bank))
63 #define MCA_STATUS_HI_VAL (1UL << (63 - 32))
64 #define MCA_STATUS_HI_OVERFLOW (1UL << (62 - 32))
65 #define MCA_STATUS_HI_UC (1UL << (61 - 32))
66 #define MCA_STATUS_HI_EN (1UL << (60 - 32))
67 #define MCA_STATUS_HI_MISCV (1UL << (59 - 32))
68 #define MCA_STATUS_HI_ADDRV (1UL << (58 - 32))
69 #define MCA_STATUS_HI_PCC (1UL << (57 - 32))
70 #define MCA_STATUS_HI_COREID_VAL (1UL << (56 - 32))
71 #define MCA_STATUS_HI_CECC (1UL << (46 - 32))
72 #define MCA_STATUS_HI_UECC (1UL << (45 - 32))
73 #define MCA_STATUS_HI_DEFERRED (1UL << (44 - 32))
74 #define MCA_STATUS_HI_POISON (1UL << (43 - 32))
75 #define MCA_STATUS_HI_SUBLINK (1UL << (41 - 32))
76 #define MCA_STATUS_HI_ERRCOREID_MASK (0xf << 0)
77 #define MCA_STATUS_LO_ERRCODE_EXT_SH 16
78 #define MCA_STATUS_LO_ERRCODE_EXT_MASK (0x3f << MCA_STATUS_LO_ERRCODE_EXT_SH)
79 #define MCA_STATUS_LO_ERRCODE_MASK (0xffff << 0)
80 #define IA32_MC0_ADDR 0x402
81 #define IA32_MC_ADDR(bank) (IA32_MC0_ADDR + 4 * (bank))
82 #define IA32_MC0_MISC 0x403
83 #define IA32_MC_MISC(bank) (IA32_MC0_MISC + 4 * (bank))
84 #define IA32_VMX_BASIC_MSR 0x480
85 #define VMX_BASIC_HI_DUAL_MONITOR (1UL << (49 - 32))
86 #define IA32_VMX_MISC_MSR 0x485
88 #define IA32_PM_ENABLE 0x770
89 #define HWP_ENABLE 0x1
90 #define IA32_HWP_CAPABILITIES 0x771
91 #define IA32_HWP_REQUEST 0x774
92 #define IA32_HWP_REQUEST_EPP_MASK 0xff000000
93 #define IA32_HWP_REQUEST_EPP_SHIFT 24
94 #define IA32_HWP_STATUS 0x777
95 #define IA32_L3_PROTECTED_WAYS 0xc85
96 #define IA32_SF_QOS_INFO 0xc87
97 #define IA32_SF_WAY_COUNT_MASK 0x3f
98 #define IA32_PQR_ASSOC 0xc8f
100 #define IA32_PQR_ASSOC_MASK (1 << 0 | 1 << 1)
101 #define IA32_L3_MASK_1 0xc91
102 #define IA32_L3_MASK_2 0xc92
104 #define IA32_CR_SF_QOS_MASK_1 0x1891
105 #define IA32_CR_SF_QOS_MASK_2 0x1892
107 #ifndef __ASSEMBLER__
120 #if CONFIG(SOC_SETS_MSRS)
149 __asm__ __volatile__ (
159 __asm__ __volatile__ (
162 :
"c" (index),
"a" (msr.
lo),
"d" (msr.
hi)
179 const msr_t msr = {.
lo = 0, .hi = 0};
181 for (
unsigned int i = 0 ; i < num_banks ; i++)
267 #define MCA_ERRCODE_TLB_DETECT 0xfff0
268 #define MCA_ERRCODE_TLB_TT_SH 2
269 #define MCA_ERRCODE_TLB_TT_MASK (0x3 << MCA_ERRCODE_TLB_TT_SH)
270 #define MCA_ERRCODE_TLB_LL_SH 0
271 #define MCA_ERRCODE_TLB_LL_MASK (0x3 << MCA_ERRCODE_TLB_LL_SH)
274 #define MCA_ERRCODE_MEM_DETECT 0xff00
275 #define MCA_ERRCODE_MEM_RRRR_SH 4
276 #define MCA_ERRCODE_MEM_RRRR_MASK (0xf << MCA_ERRCODE_MEM_RRRR_MASK)
277 #define MCA_ERRCODE_MEM_TT_SH 2
278 #define MCA_ERRCODE_MEM_TT_MASK (0x3 << MCA_ERRCODE_MEM_TT_SH)
279 #define MCA_ERRCODE_MEM_LL_SH 0
280 #define MCA_ERRCODE_MEM_LL_MASK (0x3 << MCA_ERRCODE_MEM_LL_SH)
283 #define MCA_ERRCODE_BUS_DETECT 0xf800
284 #define MCA_ERRCODE_BUS_PP_SH 9
285 #define MCA_ERRCODE_BUS_PP_MASK (0x3 << MCA_ERRCODE_BUS_PP_SH)
286 #define MCA_ERRCODE_BUS_T_SH 8
287 #define MCA_ERRCODE_BUS_T_MASK (0x1 << MCA_ERRCODE_BUS_T_SH)
288 #define MCA_ERRCODE_BUS_RRRR_SH 4
289 #define MCA_ERRCODE_BUS_RRRR_MASK (0xf << MCA_ERRCODE_BUS_RRRR_SH)
290 #define MCA_ERRCODE_BUS_II_SH 2
291 #define MCA_ERRCODE_BUS_II_MASK (0x3 << MCA_ERRCODE_BUS_II_SH)
292 #define MCA_ERRCODE_BUS_LL_SH 0
293 #define MCA_ERRCODE_BUS_LL_MASK (0x3 << MCA_ERRCODE_BUS_LL_SH)
296 #define MCA_ERRCODE_INT_DETECT 0xfc00
297 #define MCA_ERRCODE_INT_UU_SH 8
298 #define MCA_ERRCODE_INT_UU_MASK (0x3 << MCA_ERRCODE_INT_UU_SH)
300 #define MCA_BANK_LS 0
301 #define MCA_BANK_IF 1
302 #define MCA_BANK_CU 2
304 #define MCA_BANK_NB 4
305 #define MCA_BANK_EX 5
306 #define MCA_BANK_FP 6
351 .hi = (
unsigned int)(
value >> 32)
368 msr.
lo &= (
unsigned int)~unset;
369 msr.
hi &= (
unsigned int)~(unset >> 32);
370 msr.
lo |= (
unsigned int)set;
371 msr.
hi |= (
unsigned int)(set >> 32);
#define MCA_STATUS_HI_PCC
static unsigned int mca_get_bank_count(void)
static __always_inline msr_t rdmsr(unsigned int index)
static int mca_uecc(msr_t msr)
static enum mca_err_code_types mca_err_type(msr_t reg)
#define MCA_STATUS_HI_MISCV
#define IA32_MC_STATUS(bank)
static void msr_unset(unsigned int reg, uint64_t unset)
Helper for unsetting MSR bitmasks.
static int mca_valid(msr_t msr)
static int mca_defd(msr_t msr)
#define MCA_STATUS_HI_UECC
#define MCA_STATUS_HI_OVERFLOW
static void msr_write(unsigned int reg, uint64_t value)
Helper for writing a MSR.
static void mca_clear_status(void)
static int mca_idv(msr_t msr)
#define MCA_STATUS_HI_CECC
static int mca_sublink(msr_t msr)
static int mca_en(msr_t msr)
#define MCA_STATUS_HI_POISON
#define MCA_STATUS_LO_ERRCODE_MASK
#define MCA_ERRCODE_MEM_DETECT
static void msr_set(unsigned int reg, uint64_t set)
Helper for setting MSR bitmasks.
static uint64_t msr_read(unsigned int reg)
Helper for reading a MSR.
#define MCA_STATUS_LO_ERRCODE_EXT_MASK
static int mca_over(msr_t msr)
#define MCA_STATUS_HI_VAL
static int mca_uc(msr_t msr)
#define MCA_STATUS_HI_ADDRV
static uint16_t mca_err_code(msr_t reg)
#define MCA_STATUS_HI_SUBLINK
#define MCA_ERRCODE_BUS_DETECT
static int mca_poison(msr_t msr)
static void msr_unset_and_set(unsigned int reg, uint64_t unset, uint64_t set)
Helper for (un)setting MSR bitmasks.
static __always_inline void wrmsr(unsigned int index, msr_t msr)
struct msrinit_struct msrinit_t
static uint16_t mca_err_extcode(msr_t reg)
#define MCA_ERRCODE_INT_DETECT
static int mca_miscv(msr_t msr)
static int mca_pcc(msr_t msr)
#define MCA_STATUS_HI_COREID_VAL
#define MCA_ERRCODE_TLB_DETECT
static int mca_cecc(msr_t msr)
#define MCA_STATUS_HI_DEFERRED
static int mca_addrv(msr_t msr)
msr_t soc_msr_read(unsigned int index)
void soc_msr_write(unsigned int index, msr_t msr)
unsigned long long uint64_t