coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <amdblocks/biosram.h>
#include <acpi/acpi.h>
#include <arch/cpu.h>
#include <arch/romstage.h>
#include <cbmem.h>
#include <console/console.h>
#include <cpu/x86/lapic.h>
#include <halt.h>
#include <program_loading.h>
#include <romstage_handoff.h>
#include <smp/node.h>
#include <string.h>
#include <timestamp.h>
#include <northbridge/amd/agesa/agesa_helper.h>
#include <northbridge/amd/agesa/state_machine.h>
Go to the source code of this file.
Functions | |
void __weak | board_BeforeAgesa (struct sysinfo *cb) |
static void | fill_sysinfo (struct sysinfo *cb) |
static void | ap_romstage_main (void) |
static void | romstage_main (void) |
asmlinkage void | car_stage_entry (void) |
void * | cbmem_top_chipset (void) |
Definition at line 88 of file romstage.c.
References agesa_execute_state(), fill_sysinfo(), and halt().
Referenced by romstage_main().
Definition at line 19 of file romstage.c.
Referenced by romstage_main().
asmlinkage void car_stage_entry | ( | void | ) |
Definition at line 103 of file romstage.c.
References romstage_main().
Definition at line 108 of file romstage.c.
References restore_top_of_low_cacheable().
Referenced by cbmem_top(), and ramstage_entry().
Definition at line 21 of file romstage.c.
References acpi_is_wakeup_s3(), agesa_set_interface(), memset(), and sysinfo::s3resume.
Referenced by ap_romstage_main(), and romstage_main().
Definition at line 34 of file romstage.c.
References agesa_execute_state(), ap_romstage_main(), BIOS_DEBUG, BIOS_EMERG, board_BeforeAgesa(), cbmem_recovery(), console_init(), cpuid_eax(), fill_sysinfo(), fixup_cbmem_to_UC(), halt(), HIGH_ROMSTAGE_STACK_SIZE, initial_lapicid(), postcar_frame_init(), printk, recover_postcar_frame(), romstage_handoff_init(), run_postcar_phase(), sysinfo::s3resume, set_ap_entry_ptr(), timestamp_add_now(), TS_INITRAM_END, TS_INITRAM_START, and TS_ROMSTAGE_START.
Referenced by car_stage_entry().